From patchwork Sat Mar 8 22:58:42 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 871609 Delivered-To: patch@linaro.org Received: by 2002:a5d:64ce:0:b0:38f:210b:807b with SMTP id f14csp345771wri; Sat, 8 Mar 2025 15:00:42 -0800 (PST) X-Forwarded-Encrypted: i=2; AJvYcCXrIXW7ZLOMnMM6IcAG2LGt7ZdK1OYJ7NHigXzIZwh0nJ3bFk/kgaV2Hc/MXnTRSFmZT9mTHw==@linaro.org X-Google-Smtp-Source: AGHT+IEMgzRKEa1cK2oDpl1TUq7l8Tm7z0rIxp18Zlggf1JwKg7Pm2JWuP7dLpNDu49kvGym2jqR X-Received: by 2002:ac8:590b:0:b0:474:e8c8:b0e2 with SMTP id d75a77b69052e-47618b0247amr109726101cf.37.1741474842499; Sat, 08 Mar 2025 15:00:42 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1741474842; cv=none; d=google.com; s=arc-20240605; b=ZbYSWJdCQFS9QRz/lEo18ExtzOQC2qH0q+JyFEsRYWdKCWYr0nNyTlDW18sakVZxmi DA3sOTr26kZPiQNIP9wNYnGeiKL5ZfT5sSeLbyVlJjOAtUoiU4/KkxxP6UWMw+yIZx3j EWZvDAgSojKzegiG8AHEVgMGag2pwFSVd+7PhX8GqUokKpjWUZZ1pIBvxvfX+UTFk1iZ cyiggbeEAo9Qu6AgLYZ8q3+cnxR/sHKHOYaSN9DOVcxCUvIEM8ekKj5NVF4eJwIp9y1L lJ7DS3wL6z79+hWUbHofbTT6I0KbMBxnOKHHXJOnpgYh4AHHxLI/uM789VA0NfJJ7dmV w3Rw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=AwmVXBfhomA9Bq+qJ9rthBcoWLqoBCovvXeLZWVVOjU=; fh=vm85eyWrvOAHduw3sqEA+cYBqvHB7M0MHFcRJg7VWOo=; b=bQ8gLxGP7tk01kq24be5znWSpEZ1J7Lih54WTztHu0kKmmvOiVEHUis0/YPNzy5kWi dMbN8LGfgSeMtYuBWfr1zpBwxbvn4nAHI7f1sv1BT664kg8EMOuJSw8ECtIOYY4Y6lCI 0hzwt+X43QrFkBxHHtcVcAwAx2hFqq/Y00p0jTBxyyISXddrSTkzFnMQ69sxDZaDR2ts NLF/mwsdS9JVbGQj6LCUqaQ+UN787xpqTlzWTQL/OrkETb43ZRMx3+3CuajC9uUq3N2T RGXWXcKaRqrA3pSo4Xxith5ayogXpl6GZ014E3/l66hWgqJ0LzNyJE64naMfQPVx5Fi1 kXcg==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=QsOQKGtQ; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=fail header.i=@linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id d75a77b69052e-4766ddcd4f4si16582691cf.419.2025.03.08.15.00.42 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Sat, 08 Mar 2025 15:00:42 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=QsOQKGtQ; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=fail header.i=@linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1tr38Y-0004bf-GZ; Sat, 08 Mar 2025 17:59:18 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1tr38P-0004WW-HV for qemu-devel@nongnu.org; Sat, 08 Mar 2025 17:59:09 -0500 Received: from mail-pl1-x630.google.com ([2607:f8b0:4864:20::630]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1tr38N-0005KL-Gl for qemu-devel@nongnu.org; Sat, 08 Mar 2025 17:59:08 -0500 Received: by mail-pl1-x630.google.com with SMTP id d9443c01a7336-224100e9a5cso56104295ad.2 for ; Sat, 08 Mar 2025 14:59:07 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1741474746; x=1742079546; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=AwmVXBfhomA9Bq+qJ9rthBcoWLqoBCovvXeLZWVVOjU=; b=QsOQKGtQroJWcgWUQ8UPo++0WWUmX8J4kKOhmBYjvY9OI9euJ6Xsp2E8KyBhP/5ffZ xteY/xqL80byLcE4uCeHs365omRaYYRtaB99LvMFhAqioOQ96QOTuSzWOck/bgHilqUe qb+0ByiJEMPGRVNNJ1ikkj9yI6ZxRBSERvfKwA63pSK84NCFP9/QEqnyEzmiG88b3WTC GWixZIY1tkVAYc766ZyRg2m881Kjx44bHrWCGFU9nUAhr7k0j+H9/VSFu3wn3B0ZhC9n xCRbdqKw46EDFIXPwUDBL2oZlaIcOWoju0ZJFr9qrPsLESkCARsfMsQI1RpD3/RPpoAE AmEw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1741474746; x=1742079546; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=AwmVXBfhomA9Bq+qJ9rthBcoWLqoBCovvXeLZWVVOjU=; b=ehOiFesCBAMn4cIfV0m1CZYsKgOW2Ki4jMWcG0wfmMm1Vu9Z/r/q6ZqDWhlX2K51s0 ib9xPDrLpJ2T7L32S0ZzQcq1b9yaQN42y684w3QEq1G/0YMN6ewUXSyfaZzfTK4kFgK4 JIQB9SH0k9A5CFpnz9Z2EbdRzLtq+5LkFaaz7uS5YO07NQWKEgQhnStv8M3demt2Fr0G 6C6HzgDPtkZ1UGBqMnxwDjIma1vmDG63BGjh+EroE2pJ9ic8xutw/hDvNI9uH/pxMEwb +Ib1faQ9qlR3osVAv7rY3Yn8rHRxg9ymt75wsy+MzZ0AR9EN+21jLYlpfLih1SE5aAut Kc4A== X-Gm-Message-State: AOJu0YxQm10pF+XM19RacIBUdEXr+/2buWotxfn1fIiByTwTTNwUXnTQ 1cXeW2m6yqA3GDNCR4/OBAQXGGHApfokHQoUBLEyeyEV5c7sQOR4z+t8oyu6xBSdOPHQm+1O7Nk Z X-Gm-Gg: ASbGncso/HG+N0sM0f7tNefVOOuCiZvHeeKTla3f2NGffqEqdBnlHpRyNcPshqrqOLH ulo4gOJLgRPYf7Ro0cJEH1LK0WsN0fN8KFl5g41Emyp85YhbI5q3x3qaCAsppmvO9semgak6RaK kT/yvbBnWkl2Suh3XmdVA75YMAb9iImVqvF5BRWQv/tbSphyYl01wMndxVmTD52ZHNimk2eaMms jMnTDiC4Hqh+29eUdvU8gfPA9tXA6TriiTffPPPYIS6ymkdqB3J2swE3u/J1X64uBZqSuR/TVCA pWaL0In+4oeOtVW0Lelzqb3u0p2gelUlVl0GZfkl+DVjq5xl+S87lOVOnZtn63Sv2mg+Ts71nqe HDfDKWVYz8iI= X-Received: by 2002:a17:902:f648:b0:220:d601:a704 with SMTP id d9443c01a7336-22428a967a4mr124452505ad.18.1741474746000; Sat, 08 Mar 2025 14:59:06 -0800 (PST) Received: from stoup.. (174-21-74-48.tukw.qwest.net. [174.21.74.48]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-22410a908a0sm51831175ad.162.2025.03.08.14.59.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 08 Mar 2025 14:59:05 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Cc: Pierrick Bouvier Subject: [PULL 03/23] include/exec: Move TARGET_PAGE_{SIZE, MASK, BITS} to target_page.h Date: Sat, 8 Mar 2025 14:58:42 -0800 Message-ID: <20250308225902.1208237-5-richard.henderson@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250308225902.1208237-1-richard.henderson@linaro.org> References: <20250308225902.1208237-1-richard.henderson@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::630; envelope-from=richard.henderson@linaro.org; helo=mail-pl1-x630.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org Re-use the TARGET_PAGE_BITS_VARY mechanism to define TARGET_PAGE_SIZE and friends when not compiling per-target. Inline qemu_target_page_{size,mask,bits} as they are now trivial. Reviewed-by: Pierrick Bouvier Signed-off-by: Richard Henderson --- include/exec/cpu-all.h | 21 +------------- include/exec/poison.h | 4 --- include/exec/target_page.h | 58 ++++++++++++++++++++++++++++++++++---- page-target.c | 18 ------------ page-vary-target.c | 2 -- 5 files changed, 53 insertions(+), 50 deletions(-) diff --git a/include/exec/cpu-all.h b/include/exec/cpu-all.h index 09f537d06f..8f7aebb088 100644 --- a/include/exec/cpu-all.h +++ b/include/exec/cpu-all.h @@ -105,26 +105,7 @@ static inline void stl_phys_notdirty(AddressSpace *as, hwaddr addr, uint32_t val /* page related stuff */ #include "exec/cpu-defs.h" -#ifdef TARGET_PAGE_BITS_VARY -# include "exec/page-vary.h" -extern const TargetPageBits target_page; -# ifdef CONFIG_DEBUG_TCG -# define TARGET_PAGE_BITS ({ assert(target_page.decided); \ - target_page.bits; }) -# define TARGET_PAGE_MASK ({ assert(target_page.decided); \ - (target_long)target_page.mask; }) -# else -# define TARGET_PAGE_BITS target_page.bits -# define TARGET_PAGE_MASK ((target_long)target_page.mask) -# endif -# define TARGET_PAGE_SIZE (-(int)TARGET_PAGE_MASK) -#else -# define TARGET_PAGE_BITS_MIN TARGET_PAGE_BITS -# define TARGET_PAGE_SIZE (1 << TARGET_PAGE_BITS) -# define TARGET_PAGE_MASK ((target_long)-1 << TARGET_PAGE_BITS) -#endif - -#define TARGET_PAGE_ALIGN(addr) ROUND_UP((addr), TARGET_PAGE_SIZE) +#include "exec/target_page.h" CPUArchState *cpu_copy(CPUArchState *env); diff --git a/include/exec/poison.h b/include/exec/poison.h index d6d4832854..35721366d7 100644 --- a/include/exec/poison.h +++ b/include/exec/poison.h @@ -44,10 +44,6 @@ #pragma GCC poison TARGET_FMT_ld #pragma GCC poison TARGET_FMT_lu -#pragma GCC poison TARGET_PAGE_SIZE -#pragma GCC poison TARGET_PAGE_MASK -#pragma GCC poison TARGET_PAGE_BITS -#pragma GCC poison TARGET_PAGE_ALIGN #pragma GCC poison TARGET_PHYS_ADDR_SPACE_BITS #pragma GCC poison CPU_INTERRUPT_HARD diff --git a/include/exec/target_page.h b/include/exec/target_page.h index 98ffbb5c23..8e89e5cbe6 100644 --- a/include/exec/target_page.h +++ b/include/exec/target_page.h @@ -14,10 +14,56 @@ #ifndef EXEC_TARGET_PAGE_H #define EXEC_TARGET_PAGE_H -size_t qemu_target_page_size(void); -int qemu_target_page_mask(void); -int qemu_target_page_bits(void); -int qemu_target_page_bits_min(void); - -size_t qemu_target_pages_to_MiB(size_t pages); +/* + * If compiling per-target, get the real values. + * For generic code, reuse the mechanism for variable page size. + */ +#ifdef COMPILING_PER_TARGET +#include "cpu-param.h" +#include "exec/target_long.h" +#define TARGET_PAGE_TYPE target_long +#else +#define TARGET_PAGE_BITS_VARY +#define TARGET_PAGE_TYPE int +#endif + +#ifdef TARGET_PAGE_BITS_VARY +# include "exec/page-vary.h" +extern const TargetPageBits target_page; +# ifdef CONFIG_DEBUG_TCG +# define TARGET_PAGE_BITS ({ assert(target_page.decided); \ + target_page.bits; }) +# define TARGET_PAGE_MASK ({ assert(target_page.decided); \ + (TARGET_PAGE_TYPE)target_page.mask; }) +# else +# define TARGET_PAGE_BITS target_page.bits +# define TARGET_PAGE_MASK ((TARGET_PAGE_TYPE)target_page.mask) +# endif +# define TARGET_PAGE_SIZE (-(int)TARGET_PAGE_MASK) +#else +# define TARGET_PAGE_BITS_MIN TARGET_PAGE_BITS +# define TARGET_PAGE_SIZE (1 << TARGET_PAGE_BITS) +# define TARGET_PAGE_MASK ((TARGET_PAGE_TYPE)-1 << TARGET_PAGE_BITS) +#endif + +#define TARGET_PAGE_ALIGN(addr) ROUND_UP((addr), TARGET_PAGE_SIZE) + +static inline size_t qemu_target_page_size(void) +{ + return TARGET_PAGE_SIZE; +} + +static inline int qemu_target_page_mask(void) +{ + return TARGET_PAGE_MASK; +} + +static inline int qemu_target_page_bits(void) +{ + return TARGET_PAGE_BITS; +} + +int qemu_target_page_bits_min(void); +size_t qemu_target_pages_to_MiB(size_t pages); + #endif diff --git a/page-target.c b/page-target.c index 82211c8593..321e43d06f 100644 --- a/page-target.c +++ b/page-target.c @@ -8,24 +8,6 @@ #include "qemu/osdep.h" #include "exec/target_page.h" -#include "exec/cpu-defs.h" -#include "cpu.h" -#include "exec/cpu-all.h" - -size_t qemu_target_page_size(void) -{ - return TARGET_PAGE_SIZE; -} - -int qemu_target_page_mask(void) -{ - return TARGET_PAGE_MASK; -} - -int qemu_target_page_bits(void) -{ - return TARGET_PAGE_BITS; -} int qemu_target_page_bits_min(void) { diff --git a/page-vary-target.c b/page-vary-target.c index 343b4adb95..3f81144cda 100644 --- a/page-vary-target.c +++ b/page-vary-target.c @@ -35,7 +35,5 @@ bool set_preferred_target_page_bits(int bits) void finalize_target_page_bits(void) { -#ifdef TARGET_PAGE_BITS_VARY finalize_target_page_bits_common(TARGET_PAGE_BITS_MIN); -#endif }