[PULL,123/148] hw/arm/xlnx-zynqmp: prepare compilation unit to be common

From: Pierrick Bouvier <pierrick.bouvier@linaro.org>

Received-SPF: pass (google.com: domain of
 qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as
 permitted sender) client-ip=209.51.188.17;
From: Richard Henderson <richard.henderson@linaro.org>
To: qemu-devel@nongnu.org
Cc: Pierrick Bouvier <pierrick.bouvier@linaro.org>, =?utf-8?q?Philippe_Mathi?=
	=?utf-8?q?eu-Daud=C3=A9?= <philmd@linaro.org>
Subject: [PULL 123/148] hw/arm/xlnx-zynqmp: prepare compilation unit to be
 common
Date: Wed, 23 Apr 2025 17:49:08 -0700
Message-ID: <20250424004934.598783-124-richard.henderson@linaro.org>
In-Reply-To: <20250424004934.598783-1-richard.henderson@linaro.org>
References: <20250424004934.598783-1-richard.henderson@linaro.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::629;
 envelope-from=richard.henderson@linaro.org; helo=mail-pl1-x629.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org
Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org

Message ID	20250424004934.598783-124-richard.henderson@linaro.org
State	New
Headers	show Delivered-To: patch@linaro.org Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; From: Richard Henderson <richard.henderson@linaro.org> To: qemu-devel@nongnu.org Cc: Pierrick Bouvier <pierrick.bouvier@linaro.org>, =?utf-8?q?Philippe_Mathi?= =?utf-8?q?eu-Daud=C3=A9?= <philmd@linaro.org> Subject: [PULL 123/148] hw/arm/xlnx-zynqmp: prepare compilation unit to be common Date: Wed, 23 Apr 2025 17:49:08 -0700 Message-ID: <20250424004934.598783-124-richard.henderson@linaro.org> In-Reply-To: <20250424004934.598783-1-richard.henderson@linaro.org> References: <20250424004934.598783-1-richard.henderson@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Received-SPF: pass client-ip=2607:f8b0:4864:20::629; envelope-from=richard.henderson@linaro.org; helo=mail-pl1-x629.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action Precedence: list Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org
Series	[PULL,001/148] exec/tswap: target code can use TARGET_BIG_ENDIAN instead of target_words_bigendian() \| expand [PULL,001/148] exec/tswap: target code can use TARGET_BIG_ENDIAN instead of target_words_bigendian() [PULL,002/148] exec/tswap: implement {ld, st}._p as functions instead of macros [PULL,003/148] exec/memory_ldst: extract memory_ldst declarations from cpu-all.h [PULL,004/148] exec/memory_ldst_phys: extract memory_ldst_phys declarations from cpu-all.h [PULL,005/148] exec/memory.h: make devend_memop "target defines" agnostic [PULL,006/148] codebase: prepare to remove cpu.h from exec/exec-all.h [PULL,007/148] exec/exec-all: remove dependency on cpu.h [PULL,008/148] exec/memory-internal: remove dependency on cpu.h [PULL,009/148] exec/ram_addr: remove dependency on cpu.h [PULL,010/148] system/kvm: make kvm_flush_coalesced_mmio_buffer() accessible for common code [PULL,011/148] exec/ram_addr: call xen_hvm_modified_memory only if xen is enabled [PULL,012/148] hw/xen: add stubs for various functions [PULL,013/148] system/xen: remove inline stubs [PULL,014/148] system/physmem: compilation unit is now common to all targets [PULL,015/148] include/exec/memory: extract devend_big_endian from devend_memop [PULL,016/148] include/exec/memory: move devend functions to memory-internal.h [PULL,017/148] system/memory: make compilation unit common [PULL,018/148] system/ioport: make compilation unit common [PULL,019/148] accel/tcg: Build user-exec-stub.c once [PULL,020/148] accel/tcg: Build plugin-gen.c once [PULL,021/148] accel/tcg: Fix cpu_ld_code_mmu for user mode [PULL,022/148] include/exec: Use vaddr for _mmu guest memory access routines [PULL,023/148] include/exec: Split out cpu-ldst-common.h [PULL,024/148] include/exec: Split out accel/tcg/cpu-mmu-index.h [PULL,025/148] include/exec: Inline _mmuidx_ra memory operations [PULL,026/148] include/exec: Inline _data_ra memory operations [PULL,027/148] include/exec: Inline _data memory operations [PULL,028/148] include/exec: Inline _code memory operations [PULL,029/148] accel/tcg: Perform aligned atomic reads in translator_ld [PULL,030/148] accel/tcg: Use cpu_ld_code_mmu in translator.c [PULL,031/148] accel/tcg: Implement translator_ld_end [PULL,032/148] accel/tcg: Remove mmap_lock/unlock from watchpoint.c [PULL,033/148] include/exec: Split out mmap-lock.h [PULL,034/148] include/system: Move exec/memory.h to system/memory.h [PULL,035/148] include/system: Move exec/address-spaces.h to system/address-spaces.h [PULL,036/148] include/system: Move exec/ioport.h to system/ioport.h [PULL,037/148] include/system: Move exec/ram_addr.h to system/ram_addr.h [PULL,038/148] include/system: Move exec/ramblock.h to system/ramblock.h [PULL,039/148] accel/tcg: Remove unnecesary inclusion of memory-internal.h in cputlb.c [PULL,040/148] exec: Restrict memory-internal.h to system/ [PULL,041/148] meson: Introduce top-level libuser_ss and libsystem_ss [PULL,042/148] gdbstub: Move syscalls.c out of common_ss [PULL,043/148] accel/tcg: Use libuser_ss and libsystem_ss [PULL,044/148] target/mips: Restrict semihosting tests to system mode [PULL,045/148] target/xtensa: Restrict semihosting tests to system mode [PULL,046/148] semihosting: Move user-only implementation out-of-line [PULL,047/148] semihosting: Assert is_user in user-only semihosting_enabled [PULL,048/148] include/exec: Split out watchpoint.h [PULL,049/148] hw/core: Move unconditional files to libsystem_ss, libuser_ss [PULL,050/148] system: Move most files to libsystem_ss [PULL,051/148] plugins: Move api.c, core.c to libuser_ss, libsystem_ss [PULL,052/148] include/exec: Drop ifndef CONFIG_USER_ONLY from cpu-common.h [PULL,053/148] include/hw/core: Drop ifndef CONFIG_USER_ONLY from cpu.h [PULL,054/148] include/hw/intc: Remove ifndef CONFIG_USER_ONLY from armv7m_nvic.h [PULL,055/148] include/hw/s390x: Remove ifndef CONFIG_USER_ONLY in css.h [PULL,056/148] include/exec: Split out icount.h [PULL,057/148] include/exec: Protect icount_enabled from poisoned symbols [PULL,058/148] include/system: Remove ifndef CONFIG_USER_ONLY in qtest.h [PULL,059/148] include/qemu: Remove ifndef CONFIG_USER_ONLY from accel.h [PULL,060/148] target/riscv: Remove ifndef CONFIG_USER_ONLY from cpu_cfg.h [PULL,061/148] meson: Only allow CONFIG_USER_ONLY from certain source sets [PULL,062/148] exec/cpu-all: extract tlb flags defines to exec/tlb-flags.h [PULL,063/148] accel/tcg: Fix argument types of tlb_reset_dirty [PULL,064/148] accel/tcg: Pass CPUTLBEntryFull to tlb_reset_dirty_range_locked [PULL,065/148] accel/tcg: Rebuild full flags in tlb_reset_dirty_range_locked [PULL,066/148] include/exec: Move TLB_MMIO, TLB_DISCARD_WRITE to slow flags [PULL,067/148] include/exec: Move tb_{, set_}page_addr[01] to translation-block.h [PULL,068/148] accel/tcg: Move get_page_addr_code declarations [PULL,069/148] accel/tcg: Remove page_protect [PULL,070/148] accel/tcg: Remove cpu-all.h, exec-all.h from tb-internal.h [PULL,071/148] target/rx: Fix copy/paste typo (riscv -> rx) [PULL,072/148] hw/core/cpu: Update CPUClass::mmu_index docstring [PULL,073/148] accel/tcg: Introduce TCGCPUOps::mmu_index() callback [PULL,074/148] target/alpha: Restrict SoftMMU mmu_index() to TCG [PULL,075/148] target/arm: Restrict SoftMMU mmu_index() to TCG [PULL,076/148] target/avr: Restrict SoftMMU mmu_index() to TCG [PULL,077/148] target/hppa: Restrict SoftMMU mmu_index() to TCG [PULL,078/148] target/i386: Remove unused cpu_(ldub, stb)_kernel macros [PULL,079/148] target/i386: Restrict cpu_mmu_index_kernel() to TCG [PULL,080/148] target/i386: Restrict SoftMMU mmu_index() to TCG [PULL,081/148] target/loongarch: Restrict SoftMMU mmu_index() to TCG [PULL,082/148] target/m68k: Restrict SoftMMU mmu_index() to TCG [PULL,083/148] target/microblaze: Restrict SoftMMU mmu_index() to TCG [PULL,084/148] target/mips: Restrict SoftMMU mmu_index() to TCG [PULL,085/148] target/openrisc: Restrict SoftMMU mmu_index() to TCG [PULL,086/148] target/ppc: Restrict SoftMMU mmu_index() to TCG [PULL,087/148] target/riscv: Restrict SoftMMU mmu_index() to TCG [PULL,088/148] target/rx: Restrict SoftMMU mmu_index() to TCG [PULL,089/148] target/s390x: Restrict SoftMMU mmu_index() to TCG [PULL,090/148] target/sh4: Restrict SoftMMU mmu_index() to TCG [PULL,091/148] target/sparc: Restrict SoftMMU mmu_index() to TCG [PULL,092/148] target/tricore: Restrict SoftMMU mmu_index() to TCG [PULL,093/148] target/xtensa: Restrict SoftMMU mmu_index() to TCG [PULL,094/148] target/hexagon: Implement TCGCPUOps.mmu_index [PULL,095/148] hw/core/cpu: Remove CPUClass::mmu_index() [PULL,096/148] accel/tcg: Build translator.c twice [PULL,097/148] accel/tcg: Split out tlb-bounds.h [PULL,098/148] include/exec: Redefine tlb-flags with absolute values [PULL,099/148] page-vary: Move and rename qemu_target_page_bits_min [PULL,100/148] page-vary: Restrict scope of TARGET_PAGE_BITS_MIN [PULL,101/148] exec/cpu-all: move cpu_copy to linux-user/qemu.h [PULL,102/148] include/exec/cpu-all: move compile time check for CPUArchState to cpu-target.c [PULL,103/148] exec/cpu-all: remove system/memory include [PULL,104/148] exec/cpu-all: remove exec/page-protection include [PULL,105/148] exec/cpu-all: remove tswap include [PULL,106/148] exec/cpu-all: remove exec/cpu-interrupt include [PULL,107/148] accel/tcg: fix missing includes for TCG_GUEST_DEFAULT_MO [PULL,108/148] accel/tcg: fix missing includes for TARGET_HAS_PRECISE_SMC [PULL,109/148] exec/cpu-all: remove cpu include [PULL,110/148] exec/cpu-all: remove exec/target_page include [PULL,111/148] exec/cpu-all: transfer exec/cpu-common include to cpu.h headers [PULL,112/148] exec/cpu-all: remove this header [PULL,113/148] accel/kvm: move KVM_HAVE_MCE_INJECTION define to kvm-all.c [PULL,114/148] exec/poison: KVM_HAVE_MCE_INJECTION can now be poisoned [PULL,115/148] target/arm/cpu: always define kvm related registers [PULL,116/148] target/arm/cpu: flags2 is always uint64_t [PULL,117/148] target/arm/cpu: define same set of registers for aarch32 and aarch64 [PULL,118/148] target/arm/cpu: remove inline stubs for aarch32 emulation [PULL,119/148] target/arm: Expose Aarch64 helpers unconditionally [PULL,120/148] meson: add common hw files [PULL,121/148] hw/arm/boot: make compilation unit hw common [PULL,122/148] hw/arm/digic_boards: prepare compilation unit to be common [PULL,123/148] hw/arm/xlnx-zynqmp: prepare compilation unit to be common [PULL,124/148] hw/arm/xlnx-versal: prepare compilation unit to be common [PULL,125/148] hw/arm: make most of the compilation units common [PULL,126/148] target/riscv: Do not expose rv128 CPU on user mode emulation [PULL,127/148] tcg: Include missing 'cpu.h' in translate-all.c [PULL,128/148] tcg: Declare TARGET_INSN_START_EXTRA_WORDS in 'cpu-param.h' [PULL,129/148] tcg: Always define TARGET_INSN_START_EXTRA_WORDS [PULL,130/148] exec: Restrict 'cpu-ldst-common.h' to accel/tcg/ [PULL,131/148] exec: Restrict 'cpu_ldst.h' to accel/tcg/ [PULL,132/148] exec: Do not include 'accel/tcg/cpu-ldst.h' in 'exec-all.h' [PULL,133/148] tcg: Always define TCG_GUEST_DEFAULT_MO [PULL,134/148] tcg: Simplify tcg_req_mo() macro [PULL,135/148] tcg: Define guest_default_memory_order in TCGCPUOps [PULL,136/148] tcg: Remove use of TCG_GUEST_DEFAULT_MO in tb_gen_code() [PULL,137/148] tcg: Propagate CPUState argument to cpu_req_mo() [PULL,138/148] tcg: Have tcg_req_mo() use TCGCPUOps::guest_default_memory_order [PULL,139/148] tcg: Remove the TCG_GUEST_DEFAULT_MO definition globally [PULL,140/148] tcg: Move cpu_req_mo() macro to target-agnostic 'backend-ldst.h' [PULL,141/148] tcg: Pass max_threads not max_cpus to tcg_init [PULL,142/148] tcg: Move qemu_tcg_mttcg_enabled() to 'system/tcg.h' [PULL,143/148] accel/tcg: Remove mttcg_enabled [PULL,144/148] tcg: Convert TCGState::mttcg_enabled to TriState [PULL,145/148] accel/tcg: Move mttcg warning to tcg_init_machine [PULL,146/148] target/riscv: Remove AccelCPUClass::cpu_class_init need [PULL,147/148] target/i386: Remove AccelCPUClass::cpu_class_init need [PULL,148/148] tcg: Convert TARGET_SUPPORTS_MTTCG to TCGCPUOps::mttcg_supported field

[PULL,123/148] hw/arm/xlnx-zynqmp: prepare compilation unit to be common

Commit Message

Patch