From patchwork Mon Jun 11 04:43:04 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manivannan Sadhasivam X-Patchwork-Id: 138221 Delivered-To: patch@linaro.org Received: by 2002:a2e:970d:0:0:0:0:0 with SMTP id r13-v6csp3901695lji; Mon, 11 Jun 2018 03:58:20 -0700 (PDT) X-Google-Smtp-Source: ADUXVKI4CJKSxVJpDGkfq1fXnOW52eTNLUiYzhSrnGTQK3n8U7lZp9t7TaI5IPOi7y7kdG1s0luT X-Received: by 2002:a50:b085:: with SMTP id j5-v6mr9046761edd.172.1528714699949; Mon, 11 Jun 2018 03:58:19 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1528714699; cv=none; d=google.com; s=arc-20160816; b=EmI8pMaYODQL361rBi4wfCSpPyzxXjeotp27ayXUYiivdKH26YwwnuZC1iq5bFBz3v XgThb+69HewDPsJq0AhEmK2wkt0803SXUf4QTUkxUR43snbPxvsyrjCWeFgAeHFat3jV SJVcExle+cFcR+Wa+N8a5f5pz84m+WI185xqxCfqIoMNrn8xpSRmYd0muzaJwcB38k/f OPFMF0VE9PMHR5Cts4dMFvRgDL+jTHP/WeGlIdfxPl+7CkG+QKNATL3ubFvpo6qPFrjo g8cvTtks4HP5LJaiwm7tqDNp0HcfSAQvVnmv5jm9M1baHz4Y5wGfaqbNFGbRGNNZq1ut fGQA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:content-transfer-encoding:mime-version :list-subscribe:list-help:list-post:list-archive:list-unsubscribe :list-id:precedence:subject:cc:references:in-reply-to:message-id :date:to:from:dkim-signature:arc-authentication-results; bh=otl8Uc8EiKsGI/ktuCa8ylpK8OB+hOn7AtHtBUvyxow=; b=S4MuKA8VSIfuzCEmo9RzLEarFqwCy8dtHuhmZI8RTu76uv1N/wIm24mL/nQoJJdlVU v14J6x95itoz0mhw64SvYq8yMamWiFimy/XQXiCGYXrTezU43JXGJgVIq+muzncyQJbu Xz9qxHwlDZqAMVUcPRU3mPqBI8xeGI2mSmiVNlSThsnfdwS/4nX/Npu4HtJLg3dX8LAO sWxLTW3nyWwR88u2jTNpFw6t/EDzniYCQfPi8zFGZICjATtGnA6EW1v+U/ay1/7drLtC kj4YHSHf3QpneQ8cKT25ASjKtFm+RMSF9jPfq4X2F83lGK8MLmh1ZbNxxCEL2uGTXtXD scew== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=XiKZ3omY; spf=pass (google.com: best guess record for domain of u-boot-bounces@lists.denx.de designates 81.169.180.215 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.denx.de (dione.denx.de. [81.169.180.215]) by mx.google.com with ESMTP id m26-v6si3897214edr.146.2018.06.11.03.58.19; Mon, 11 Jun 2018 03:58:19 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of u-boot-bounces@lists.denx.de designates 81.169.180.215 as permitted sender) client-ip=81.169.180.215; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=XiKZ3omY; spf=pass (google.com: best guess record for domain of u-boot-bounces@lists.denx.de designates 81.169.180.215 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: by lists.denx.de (Postfix, from userid 105) id 8E7C8C21DA1; Mon, 11 Jun 2018 10:55:56 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de X-Spam-Level: X-Spam-Status: No, score=0.0 required=5.0 tests=RCVD_IN_MSPIKE_H2, T_DKIM_INVALID autolearn=unavailable autolearn_force=no version=3.4.0 Received: from lists.denx.de (localhost [IPv6:::1]) by lists.denx.de (Postfix) with ESMTP id D3667C21E3B; Mon, 11 Jun 2018 10:53:00 +0000 (UTC) Received: by lists.denx.de (Postfix, from userid 105) id 6CDCEC21C27; Mon, 11 Jun 2018 04:44:20 +0000 (UTC) Received: from mail-pf0-f196.google.com (mail-pf0-f196.google.com [209.85.192.196]) by lists.denx.de (Postfix) with ESMTPS id CCF72C21BE5 for ; Mon, 11 Jun 2018 04:44:19 +0000 (UTC) Received: by mail-pf0-f196.google.com with SMTP id a11-v6so9547745pff.8 for ; Sun, 10 Jun 2018 21:44:19 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=f/1fdxVAA0aTSFOpliNxb0P9mrDViKV0R/4zJaQgJ9k=; b=XiKZ3omYGKIXSdpfK1sdrYA9yUzQ4OCiTrpedwEI7PoBswjrSX3S+wuT+CcanZIWMC LGqnoRu9wne6sYAgl6Ck4EZDjIyCCE0BXYDA45SW07tklQMieKIp7LBGO9P2To/81bVm wg3Azs7GcFHPC3iXeI8favzyVpmuAxKO5aNmU= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=f/1fdxVAA0aTSFOpliNxb0P9mrDViKV0R/4zJaQgJ9k=; b=AI6YWruopDDepmE5/jaTDbD60hVHzRSYX3mJqWXP6t7AG3oJEqdKTeuhtBEQz7xqLN rCXsf7lwi5mDA+ACG/ueYRhV04Drd+yeTqifT8Zhce6OpM/hvJrFNTcLoU4pEvoc8RZ4 qGD/ZHL0Hpr47EVh1wnqfU9EYTpT3bsli50whPUhkaoua2wD2mTcdB7+Hajvs0u2ILRS VJ2MhAvSexmqkukiyFVSsuyty3MKyQL7Ph3fH88+l93EJE+Flu3as7g7vZqTZGod5y+B kkrW9nQbta5RxFWq3aLMmSBQ+QAi0n+37V9i8dF2PURkzsU0q7o+v0l+Dn6gMKjsJ5l4 Nkdw== X-Gm-Message-State: APt69E3Yehn45lDnRHnllxIeRHVzzUWhb5/8M51iu6M7yGNouDBK/qXC vKnO6rPX+naaJ4P9cXBMcnIMOFJgVA== X-Received: by 2002:a63:8f4f:: with SMTP id r15-v6mr13537234pgn.210.1528692258245; Sun, 10 Jun 2018 21:44:18 -0700 (PDT) Received: from localhost.localdomain ([2405:204:714c:560c:5161:793c:10bb:7502]) by smtp.gmail.com with ESMTPSA id j15-v6sm35232298pgv.17.2018.06.10.21.44.10 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Sun, 10 Jun 2018 21:44:17 -0700 (PDT) From: Manivannan Sadhasivam To: u-boot@lists.denx.de Date: Mon, 11 Jun 2018 10:13:04 +0530 Message-Id: <20180611044305.4009-9-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20180611044305.4009-1-manivannan.sadhasivam@linaro.org> References: <20180611044305.4009-1-manivannan.sadhasivam@linaro.org> X-Mailman-Approved-At: Mon, 11 Jun 2018 10:52:51 +0000 Cc: daniel.thompson@linaro.org, bdong@ucrobotics.com, thomas.liau@actions-semi.com, hzhang@ucrobotics.com, amit.kucheria@linaro.org, liuwei@actions-semi.com, afaerber@suse.de, jeff.chen@actions-semi.com, mp-cs@actions-semi.com Subject: [U-Boot] [PATCH 8/9] serial: Add Actions Semi OWL UART support X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.18 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , MIME-Version: 1.0 Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" This commit adds Actions Semi OWL family UART support. This driver relies on baudrate configured by primary bootloaders. Signed-off-by: Manivannan Sadhasivam --- drivers/serial/Kconfig | 8 +++ drivers/serial/Makefile | 1 + drivers/serial/serial_owl.c | 136 ++++++++++++++++++++++++++++++++++++ 3 files changed, 145 insertions(+) create mode 100644 drivers/serial/serial_owl.c diff --git a/drivers/serial/Kconfig b/drivers/serial/Kconfig index 2940bd05dc..766e5ced03 100644 --- a/drivers/serial/Kconfig +++ b/drivers/serial/Kconfig @@ -625,6 +625,14 @@ config MSM_SERIAL for example APQ8016 and MSM8916. Single baudrate is supported in current implementation (115200). +config OWL_SERIAL + bool "Actions Semi OWL UART" + depends on DM_SERIAL && ARCH_OWL + help + If you have a Actions Semi OWL based board and want to use the on-chip + serial port, say Y to this option. If unsure, say N. + Single baudrate is supported in current implementation (115200). + config PXA_SERIAL bool "PXA serial port support" help diff --git a/drivers/serial/Makefile b/drivers/serial/Makefile index e66899489e..9fa81d855d 100644 --- a/drivers/serial/Makefile +++ b/drivers/serial/Makefile @@ -64,6 +64,7 @@ obj-$(CONFIG_MSM_SERIAL) += serial_msm.o obj-$(CONFIG_MVEBU_A3700_UART) += serial_mvebu_a3700.o obj-$(CONFIG_MPC8XX_CONS) += serial_mpc8xx.o obj-$(CONFIG_NULLDEV_SERIAL) += serial_nulldev.o +obj-$(CONFIG_OWL_SERIAL) += serial_owl.o ifndef CONFIG_SPL_BUILD obj-$(CONFIG_USB_TTY) += usbtty.o diff --git a/drivers/serial/serial_owl.c b/drivers/serial/serial_owl.c new file mode 100644 index 0000000000..6fd97e2502 --- /dev/null +++ b/drivers/serial/serial_owl.c @@ -0,0 +1,136 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Actions Semi OWL SoCs UART driver + * + * Copyright (C) 2015 Actions Semi Co., Ltd. + * Copyright (C) 2018 Manivannan Sadhasivam + */ + +#include +#include +#include +#include +#include +#include +#include +#include + +/* UART Registers */ +#define OWL_UART_CTL (0x0000) +#define OWL_UART_RXDAT (0x0004) +#define OWL_UART_TXDAT (0x0008) +#define OWL_UART_STAT (0x000C) + +/* UART_CTL Register Definitions */ +#define OWL_UART_CTL_PRS_NONE GENMASK(6, 4) +#define OWL_UART_CTL_STPS BIT(2) +#define OWL_UART_CTL_DWLS 3 + +/* UART_STAT Register Definitions */ +#define OWL_UART_STAT_TFES BIT(10) /* TX FIFO Empty Status */ +#define OWL_UART_STAT_RFFS BIT(9) /* RX FIFO full Status */ +#define OWL_UART_STAT_TFFU BIT(6) /* TX FIFO full Status */ +#define OWL_UART_STAT_RFEM BIT(5) /* RX FIFO Empty Status */ + +struct owl_serial_priv { + phys_addr_t base; +}; + +int owl_serial_setbrg(struct udevice *dev, int baudrate) +{ + /* Driver supports only fixed baudrate */ + return 0; +} + +static int owl_serial_getc(struct udevice *dev) +{ + struct owl_serial_priv *priv = dev_get_priv(dev); + + if (readl(priv->base + OWL_UART_STAT) & OWL_UART_STAT_RFEM) + return -EAGAIN; + + return (int)(readl(priv->base + OWL_UART_RXDAT)); +} + +static int owl_serial_putc(struct udevice *dev, const char ch) +{ + struct owl_serial_priv *priv = dev_get_priv(dev); + + if (readl(priv->base + OWL_UART_STAT) & OWL_UART_STAT_TFFU) + return -EAGAIN; + + writel(ch, priv->base + OWL_UART_TXDAT); + + return 0; +} + +static int owl_serial_pending(struct udevice *dev, bool input) +{ + struct owl_serial_priv *priv = dev_get_priv(dev); + unsigned int stat = readl(priv->base + OWL_UART_STAT); + + if (input) + return !(stat & OWL_UART_STAT_RFEM); + else + return !(stat & OWL_UART_STAT_TFES); +} + +static int owl_serial_probe(struct udevice *dev) +{ + struct owl_serial_priv *priv = dev_get_priv(dev); + struct clk clk; + u32 uart_ctl; + int ret; + + /* Set data, parity and stop bits */ + uart_ctl = readl(priv->base + OWL_UART_CTL); + uart_ctl &= ~(OWL_UART_CTL_PRS_NONE); + uart_ctl &= ~(OWL_UART_CTL_STPS); + uart_ctl |= OWL_UART_CTL_DWLS; + writel(uart_ctl, priv->base + OWL_UART_CTL); + + /* Enable UART clock */ + ret = clk_get_by_index(dev, 0, &clk); + if (ret < 0) + return ret; + + ret = clk_enable(&clk); + if (ret < 0) + return ret; + + return 0; +} + +static int owl_serial_ofdata_to_platdata(struct udevice *dev) +{ + struct owl_serial_priv *priv = dev_get_priv(dev); + + priv->base = dev_read_addr(dev); + if (priv->base == FDT_ADDR_T_NONE) + return -EINVAL; + + return 0; +} + +static const struct dm_serial_ops owl_serial_ops = { + .putc = owl_serial_putc, + .pending = owl_serial_pending, + .getc = owl_serial_getc, + .setbrg = owl_serial_setbrg, +}; + +static const struct udevice_id owl_serial_ids[] = { + { .compatible = "actions,s900-serial" }, + { } +}; + +U_BOOT_DRIVER(serial_owl) = { + .name = "serial_owl", + .id = UCLASS_SERIAL, + .of_match = owl_serial_ids, + .ofdata_to_platdata = owl_serial_ofdata_to_platdata, + .priv_auto_alloc_size = sizeof(struct owl_serial_priv), + .probe = owl_serial_probe, + .ops = &owl_serial_ops, + .flags = DM_FLAG_PRE_RELOC, +};