From patchwork Fri Sep 9 08:15:38 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ard Biesheuvel X-Patchwork-Id: 75847 Delivered-To: patch@linaro.org Received: by 10.140.106.11 with SMTP id d11csp223279qgf; Fri, 9 Sep 2016 01:15:48 -0700 (PDT) X-Received: by 10.66.253.7 with SMTP id zw7mr4190949pac.25.1473408948338; Fri, 09 Sep 2016 01:15:48 -0700 (PDT) Return-Path: Received: from ml01.01.org (ml01.01.org. [198.145.21.10]) by mx.google.com with ESMTPS id m9si2825733pfg.30.2016.09.09.01.15.48 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 09 Sep 2016 01:15:48 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of edk2-devel-bounces@lists.01.org designates 198.145.21.10 as permitted sender) client-ip=198.145.21.10; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org; spf=pass (google.com: best guess record for domain of edk2-devel-bounces@lists.01.org designates 198.145.21.10 as permitted sender) smtp.mailfrom=edk2-devel-bounces@lists.01.org; dmarc=fail (p=NONE dis=NONE) header.from=linaro.org Received: from [127.0.0.1] (localhost [IPv6:::1]) by ml01.01.org (Postfix) with ESMTP id C79B31A1E56; Fri, 9 Sep 2016 01:15:47 -0700 (PDT) X-Original-To: edk2-devel@lists.01.org Delivered-To: edk2-devel@lists.01.org Received: from mail-wm0-x22e.google.com (mail-wm0-x22e.google.com [IPv6:2a00:1450:400c:c09::22e]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id 7FD2E1A1E4F for ; Fri, 9 Sep 2016 01:15:45 -0700 (PDT) Received: by mail-wm0-x22e.google.com with SMTP id 1so18634964wmz.1 for ; Fri, 09 Sep 2016 01:15:45 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=KBB/W5PPmuONq4o3kvcodf2arCNmcCLuWIAdl3G0XK8=; b=CFr1+9oHhRaOx7UFrSEBag3RrCKJ6qE1wXkf7bqL/wlBgjuy+OYerac+hwH+M2A+do /a2XOz0Gx3nKnLQYd7JCDvdKvCWsfyDW244X9/fPGRf004AUGLNvff6ONJnp96jwdppe Reqghy0d+G/6ZJLMfIsxH8v0QiwTqhI2pT17s= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=KBB/W5PPmuONq4o3kvcodf2arCNmcCLuWIAdl3G0XK8=; b=R+/Qr0DCBp6yoY/vYMvC9jsD3fyFuyFxDIghhAOMbltJrEy7DCJd8zbQG1kvFUs2Zz YXGStzx4ovFFyuPrlV6bDxIW8r07GQvPhqKybrwsxOyKHpbpN5asStLOX8IUtWJHxPps 9jkD+yq/dWc+h8B6DmwEXgmB2HMWkEC/Aec2glxbM2uqYusNFNYD94vsh3BChkGYbgL1 onSk2tQFklbQukgGI1kH5DGMfLGoIy8p5d+7jos1wXu4XIegQlhQ98T13Pwi8y6G7NFm nlqRAq5zoBHME+B6wQGc+DwLHmBbMLcIGpr/iHmpkYsaEqyMOZeepq+K6shmojKBW88B yl6A== X-Gm-Message-State: AE9vXwPlK9p1o0x4ngjdxxWIj501XlCjBx/cvC7eFuz98Pchj5iNQXs2TGPC6ydfKq+EzGel X-Received: by 10.194.116.38 with SMTP id jt6mr1797971wjb.83.1473408944131; Fri, 09 Sep 2016 01:15:44 -0700 (PDT) Received: from localhost.localdomain ([197.253.216.206]) by smtp.gmail.com with ESMTPSA id s184sm2109044wmb.11.2016.09.09.01.15.42 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 09 Sep 2016 01:15:43 -0700 (PDT) From: Ard Biesheuvel To: edk2-devel@lists.01.org, leif.lindholm@linaro.org Date: Fri, 9 Sep 2016 09:15:38 +0100 Message-Id: <1473408939-18044-1-git-send-email-ard.biesheuvel@linaro.org> X-Mailer: git-send-email 2.7.4 Subject: [edk2] [PATCH 1/2] Platforms/AMD/Styx: limit VA space to 40 bits X-BeenThere: edk2-devel@lists.01.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: EDK II Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Ard Biesheuvel , eugene@hp.com MIME-Version: 1.0 Errors-To: edk2-devel-bounces@lists.01.org Sender: "edk2-devel" We can cover the entire MMIO range and 512 GB of memory starting at 0x80_0000_0000 using 40 bits of VA space, both in the page tables and in the GCD memory map. Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Ard Biesheuvel --- Platforms/AMD/Styx/CelloBoard/CelloBoard.dsc | 5 +++++ Platforms/AMD/Styx/OverdriveBoard/OverdriveBoard.dsc | 5 +++++ 2 files changed, 10 insertions(+) -- 2.7.4 _______________________________________________ edk2-devel mailing list edk2-devel@lists.01.org https://lists.01.org/mailman/listinfo/edk2-devel Reviewed-by: Leif Lindholm diff --git a/Platforms/AMD/Styx/CelloBoard/CelloBoard.dsc b/Platforms/AMD/Styx/CelloBoard/CelloBoard.dsc index 8a100e0d9a3c..0a987cc3b118 100644 --- a/Platforms/AMD/Styx/CelloBoard/CelloBoard.dsc +++ b/Platforms/AMD/Styx/CelloBoard/CelloBoard.dsc @@ -375,6 +375,11 @@ DEFINE DO_KCS = 0 # Size of the region used by UEFI in permanent memory (Reserved 64MB) gArmPlatformTokenSpaceGuid.PcdSystemMemoryUefiRegionSize|0x04000000 + # 40 bits of VA space is sufficient to support up to 512 GB of RAM in the + # range 0x80_0000_0000 - 0xFF_FFFF_FFFF (all platform and PCI MMIO is below + # that) + gEmbeddedTokenSpaceGuid.PcdPrePiCpuMemorySize|40 + # # ARM PrimeCell # diff --git a/Platforms/AMD/Styx/OverdriveBoard/OverdriveBoard.dsc b/Platforms/AMD/Styx/OverdriveBoard/OverdriveBoard.dsc index 38c3309dcff1..72ceb8b6994e 100644 --- a/Platforms/AMD/Styx/OverdriveBoard/OverdriveBoard.dsc +++ b/Platforms/AMD/Styx/OverdriveBoard/OverdriveBoard.dsc @@ -382,6 +382,11 @@ DEFINE DO_KCS = 1 # Size of the region used by UEFI in permanent memory (Reserved 64MB) gArmPlatformTokenSpaceGuid.PcdSystemMemoryUefiRegionSize|0x04000000 + # 40 bits of VA space is sufficient to support up to 512 GB of RAM in the + # range 0x80_0000_0000 - 0xFF_FFFF_FFFF (all platform and PCI MMIO is below + # that) + gEmbeddedTokenSpaceGuid.PcdPrePiCpuMemorySize|40 + # # ARM PrimeCell #