From patchwork Tue Mar 26 11:28:10 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Harald Mommer X-Patchwork-Id: 784755 Received: from refb01.tmes.trendmicro.eu (refb01.tmes.trendmicro.eu [18.185.115.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 37C26481A5; Tue, 26 Mar 2024 11:45:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=18.185.115.54 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711453531; cv=fail; b=XTsLdlqU+4pa25RMiMVWjm9Z7U+luMDvg/nCoLNk5wnl4MgAv85+GQhLoZ7rmQEZGVknRKhWhfzeAAZQpcNkef+7o8jxfkEmJV59cK1oGv3G6ZMsSeJJkGoE3e3tiCbU9QVSzNmIPTc3i1jkUiObWomSIhzjUhXNZxCDI2dFy2M= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711453531; c=relaxed/simple; bh=RzBeFF4PAbqaPB3+f7Q3ttAQEj1SAkBOW8h8In1anFk=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version:Content-Type; b=YVxC6jOZ1ZIR/LmmOHKcArI6S7QXUuwSsUVtC5FrR3eNFxic70mZhreNvtzYTnGuuWYPoRXXWA5hkhrY5JJpEaHuw9ZJ7n7SCbcFEqW/VxDv3CPVfzFnCmMd6x6rextIxZH91+1I/h/M+x0uZDFyCU/rDHQ/EuAE8pxkTXHX0+U= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=opensynergy.com; spf=pass smtp.mailfrom=opensynergy.com; dkim=pass (2048-bit key) header.d=opensynergy.com header.i=@opensynergy.com header.b=WoF4tzNU; arc=fail smtp.client-ip=18.185.115.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=opensynergy.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=opensynergy.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=opensynergy.com header.i=@opensynergy.com header.b="WoF4tzNU" Received: from 104.47.11.168_.trendmicro.com (unknown [172.21.10.233]) by refb01.tmes.trendmicro.eu (Postfix) with ESMTPS id 08FFF1005551C; Tue, 26 Mar 2024 11:28:31 +0000 (UTC) Received: from 104.47.11.168_.trendmicro.com (unknown [172.21.199.142]) by repost01.tmes.trendmicro.eu (Postfix) with SMTP id A345010000D9C; Tue, 26 Mar 2024 11:28:23 +0000 (UTC) X-TM-MAIL-RECEIVED-TIME: 1711452503.194000 X-TM-MAIL-UUID: 821e7b7e-8ff8-4021-8dcc-cbbcee05ab72 Received: from DEU01-FR2-obe.outbound.protection.outlook.com (unknown [104.47.11.168]) by repre01.tmes.trendmicro.eu (Trend Micro Email Security) with ESMTPS id 2FA2E100003AE; Tue, 26 Mar 2024 11:28:23 +0000 (UTC) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=GDhCb3Gx1iVCh1ZdcyqHkB1RL0m62TcY8oa5hQkeJh0d+VDDjnAfQRyjRp0OATdJh6oFZj2bYYBsKfEnjMKHDvKG2ktMYs7YV0rZrBQjACjW9iFp3wy4/Ndb0NZFUQ6iTGh4Ja8C/X5389EiGe7bVf34CME0XeH98s6IqAML2+4z4wZdb0M7T2lz3QvKcDlPfQZQyck+Y3s3usnWjhz3xWwhr8hEqbgI9AFXEoyrw8KBylISS1h5cww6OGpv5bTmRrhTUo6yjb1ifKqOkpFEOCbPt7cYDXcTuUutpiGC6eJxZncWbJknLDoKLa86T5LdcglVwWFf8X3cks8cwrXfNg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Kntnz4nXsN0pD+4/cLE3h+AknKtw7qGYV/69s2MXXRA=; b=E6KFteeQ3ZanebDeFI4Qf3j0vYQ0W6hkGesth5vJG8jQh5tQ74YUk97JszJ00KoMfaLUJtOOA2GBCigyB8oEjEKdAnxtQwHhwiOis+IKp6I3pIkSAqgw2UtmkffXnnLbX/D2XTh1Ne6KnZ4JY0cbxBBmBO9kdbopdZYYen9KucEERVGePlj6NJEsn0ClcJ99DaJhqpZwRD2V4xLx+Lutf+Jt9ISVBCBtMx697o5KusPvX1FNHQZb8DT0aaP8gd5RFylN4mPfqnJV+Tlc9NpsIANDjXbSdBSclx4LzaPTDzIJiBWupg1mVVvLibp1pzc1146aVo+rMKymma9N6pIDGQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 217.66.60.4) smtp.rcpttodomain=kernel.org smtp.mailfrom=opensynergy.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=opensynergy.com; dkim=none (message not signed); arc=none (0) X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 217.66.60.4) smtp.mailfrom=opensynergy.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=opensynergy.com; Received-SPF: Pass (protection.outlook.com: domain of opensynergy.com designates 217.66.60.4 as permitted sender) receiver=protection.outlook.com; client-ip=217.66.60.4; helo=SR-MAIL-03.open-synergy.com; pr=C From: Harald Mommer To: virtio-dev@lists.oasis-open.org, Haixu Cui , Mark Brown , Viresh Kumar , linux-spi@vger.kernel.org, linux-kernel@vger.kernel.org Cc: quic_ztu@quicinc.com, Matti Moell , Mikhail Golubev , Harald Mommer Subject: [PATCH v3 1/3] virtio: Add ID for virtio SPI. Date: Tue, 26 Mar 2024 12:28:10 +0100 Message-Id: <20240326112812.31739-2-Harald.Mommer@opensynergy.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240326112812.31739-1-Harald.Mommer@opensynergy.com> References: <20240326112812.31739-1-Harald.Mommer@opensynergy.com> Precedence: bulk X-Mailing-List: linux-spi@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AM2PEPF0001C708:EE_|BE1P281MB2648:EE_ X-MS-Office365-Filtering-Correlation-Id: 18d72067-24c1-43fa-86b3-08dc4d87d720 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: HDSQPVNtF/xOl0n8DVbMbEDe2ECYQ0OQerItHXgbiK72HLLu4x46Y2Kpxjn46Uoebu71nWbGfXwKW7L49hE49m2eTqmw4jE1kPCqeMq3dYck2s0qxMTQIgICU7yg5Lr0Xi2jL3bCfCyReycJocZUVId3kEAh+qcDJs81SzEuDBLuAO1aniLOL0ENH5/2+yMZ+5rzI1Qx10O0Rui4ZUYmytS4dCm2R+rPRNSvP4bl81oUKKYqns9a04sKbLgyVqn9oAnNvbdszfzjmrootzDgQPjnn3X7KnhUGPw2EGQCixe27r1qzPqZRYYCp5KULz5QRuw/LOV1Xf1SKM26aM8fokT0gPu21UFCDYMFLE9s17j+AGKAJSL2115vjyzJHFecbEsSIb1XlPt5ErdYI4bhXeIrfK1opg9rpsfK5ygg/uQ61yn45UmCt9+WHyq4BKDgkLuXshVFwaQB50a09vqwbgHAMy+arjQ6VqXtCM9G2iqrp4wWEoIeXjCBYvXIpQZUgkwns2NOESQSn8f4LFnAF/v8ngBRa20RGvChiRVv45xQUDi3UIY87It0qOTGEiV6XvktA9Q6eFv2j1g48NO8tlK8lYcOS3Kpdok2QelhZOQUTuaCZ6TCP9Yz37vdyBJrtyoPlBD7f7sHXT62emTo4fnFV6Ssw3fJ/rdLc6wRXI+XaKUf7O7akqhPi8+B5jjVYgJuWddJP+uhaY2UQIQ7bLtqBxAIkP/p4pn9NQgKGesZmnSkak0Oo+kH3wrM9wDx X-Forefront-Antispam-Report: CIP:217.66.60.4; CTRY:DE; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:SR-MAIL-03.open-synergy.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230031)(376005)(36860700004)(82310400014)(1800799015); DIR:OUT; SFP:1102; X-OriginatorOrg: opensynergy.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 26 Mar 2024 11:28:20.4143 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 18d72067-24c1-43fa-86b3-08dc4d87d720 X-MS-Exchange-CrossTenant-Id: 800fae25-9b1b-4edc-993d-c939c4e84a64 X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=800fae25-9b1b-4edc-993d-c939c4e84a64; Ip=[217.66.60.4]; Helo=[SR-MAIL-03.open-synergy.com] X-MS-Exchange-CrossTenant-AuthSource: AM2PEPF0001C708.eurprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BE1P281MB2648 X-TM-AS-ERS: 104.47.11.168-0.0.0.0 X-TMASE-Version: StarCloud-1.3-9.1.1015-28274.007 X-TMASE-Result: 10-0.491300-4.000000 X-TMASE-MatchedRID: Dkfyeyxtv0bJ+P2VFrJmrBkPtuOr7qUwbNjTSFpLxCgW+iZuJylrLkj6 Xrm9PG3iupoogdfVK+Jd4x1IUlKnFM8TyCfmBrmqW8gh3wzbqBNwRUdni9UCWPdzaXqYo8IqVxH vEGsKrsW/2tJ3foSBQiPzRlrdFGDwfH2QXwfwYBCUHCQ9y5SdWZ7ayFyYRC038/sI6NCSAcVCG+ H1Pc3TBA== X-TMASE-XGENCLOUD: 71954c90-8286-4cac-8128-cc0efeecd5c7-0-0-200-0 X-TM-Deliver-Signature: 3CCAEA605E708B390FA492E00F8BCDE2 X-TM-Addin-Auth: XXRe8DPUvH42gCBrsW/kOTuRc3bOJWthWc8c+dbQwTB36+xDKaa1MYMM11M sC4NkPEQXq9U4wYNkRbQ/rZWY3O/VDEmw4G+ovnQNcMHVuOULYpWlFQPQdZnctLSzJLLnjHQyOA uA+VAL05RpB6+K0y/KAC3AWJmXPwhgBLRBbEVJ4MfJ4WMjq7DGM3k/DB9JWmiDAZ63VvOSkc5mf M9NMDfjSThc1VnCpjvFropYtE2VRdQYyT/bMslkjCChz+85gDrYbst23so1xezx7gDa7TtEEBQo 2T00Va9E4N9fxdQ=.y8iwB6t7sI2CbHf+8T+xlkOkhJhPmawkF8afPQw1hKDEzbqkfeNrryg2yF mI5bpezTc/J0bid1CC+6iYqkoMB8/aqOePa7FmrvsvUFjzXcjkHATWUxFMRExrNzPcYLR5Dff/y luyXHvoetLm5Xefl7+pYpHmg4t2szx/Yaw3xQTfaxXCKZ+42i9NDbHMaERKNPF0rJH0JEwvFy/k lGYajv1Y7hNGbLnsF1KzHwW9m6Mi24sSnlTHzLF0ceBiGWYSwPZ7+lOes4E/LDs9JFmOwxU2dH/ ceooGCZdPKEAqUO8gnEgFWHbSds2dNQKMRandNm2HxCaGWODccF2FV1jYAw== X-TM-Addin-ProductCode: EMS DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=opensynergy.com; s=TM-DKIM-20210503141657; t=1711452503; bh=RzBeFF4PAbqaPB3+f7Q3ttAQEj1SAkBOW8h8In1anFk=; l=777; h=From:To:Date; b=WoF4tzNU9HcFNncSzg9BSVp/Crdf8Po35kEMaM5l/rpdXqielo/TcxdQSSL/zx2ES G4JsREI7R/LK4VSGBsj7//3FDUaOzki/DUJtUKvRtaSZCfBCfsTQA5ds0a2NKIsjOB AHhxuiDu5kovgl3Dwim696VqUG8tJ/w/cq5SgJ+2TIUCnaKT5nPErMCVO8izWK6wI6 YYgYvBUXsIz74j83Ss0VWFRBH70BigWUMHw+QyImmt6JCWR24BXm6e1z9d2Z2zV6ar GHuPNTWu9oVYgemLa69o2aq92oqzqkPVSZ9SIdb66CR92u2Iflka+eKVP14uLCp/4m sgYD+1CxcS2gA== From: Harald Mommer Add #define ID VIRTIO_ID_SPI 45 for virtio SPI. Signed-off-by: Harald Mommer Reviewed-by: Viresh Kumar Reviewed-by: Alex Bennée --- include/uapi/linux/virtio_ids.h | 1 + 1 file changed, 1 insertion(+) diff --git a/include/uapi/linux/virtio_ids.h b/include/uapi/linux/virtio_ids.h index 7aa2eb766205..6c12db16faa3 100644 --- a/include/uapi/linux/virtio_ids.h +++ b/include/uapi/linux/virtio_ids.h @@ -68,6 +68,7 @@ #define VIRTIO_ID_AUDIO_POLICY 39 /* virtio audio policy */ #define VIRTIO_ID_BT 40 /* virtio bluetooth */ #define VIRTIO_ID_GPIO 41 /* virtio gpio */ +#define VIRTIO_ID_SPI 45 /* virtio spi */ /* * Virtio Transitional IDs From patchwork Tue Mar 26 11:28:11 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Harald Mommer X-Patchwork-Id: 783046 Received: from refb02.tmes.trendmicro.eu (refb02.tmes.trendmicro.eu [18.185.115.58]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0ABD4481A5 for ; Tue, 26 Mar 2024 11:44:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=18.185.115.58 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711453490; cv=fail; b=dtjVSf3lmLa2c1gcbEOL4I0gAcmobrrJ67wzWLPwQ8EI9do0vBvvBDPzFKbF5uAYARno1Md40jrokt++rNxo/0w9X4AvqOF1dmVJeozJpYJVoUh4rtVuAbV/Nrts+RbbUEhwrpjGLO/SZ5FuqURrayQbXcLPJjGI/rM1rWKcBqI= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711453490; c=relaxed/simple; bh=RUCMbZXCwwGsmfFDXhCqWRcvPA0UePjvWJw35UvnYJI=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version:Content-Type; b=dYrD+n/Ckz8JFd5GrMk9opzARn3/NwgOK+jcZz9xQIuB09gaLtLUgvZHsI3gpfX0juuyBkJNnEwuSxMM8CWOjOek2CaGI20fJNMjyZiIxnEZd44g9V7MQ3e1ulMr2qcBI86mPluYa6oNLnjXwDgsDTNJL9E7tHy0c58N9SEBqwk= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=opensynergy.com; spf=pass smtp.mailfrom=opensynergy.com; dkim=pass (2048-bit key) header.d=opensynergy.com header.i=@opensynergy.com header.b=qrXB22xJ; arc=fail smtp.client-ip=18.185.115.58 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=opensynergy.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=opensynergy.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=opensynergy.com header.i=@opensynergy.com header.b="qrXB22xJ" Received: from 104.47.7.169_.trendmicro.com (unknown [172.21.19.72]) by refb02.tmes.trendmicro.eu (Postfix) with ESMTPS id DCA9A10047386 for ; Tue, 26 Mar 2024 11:28:30 +0000 (UTC) Received: from 104.47.7.169_.trendmicro.com (unknown [172.21.197.65]) by repost01.tmes.trendmicro.eu (Postfix) with SMTP id 5B3791000135B; Tue, 26 Mar 2024 11:28:23 +0000 (UTC) X-TM-MAIL-RECEIVED-TIME: 1711452502.906000 X-TM-MAIL-UUID: 800889e0-d4f2-4fc9-94a7-ec310aebe0b6 Received: from DEU01-BE0-obe.outbound.protection.outlook.com (unknown [104.47.7.169]) by repre01.tmes.trendmicro.eu (Trend Micro Email Security) with ESMTPS id DD6E31000286B; Tue, 26 Mar 2024 11:28:22 +0000 (UTC) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=ei77m5iFljxkNMJrFBvET62xG2acoem7bmsPxBWIGfyQOnGKdMxpwdUrtAACZV9NTl14oZzLg6AvlWNpVK74SgSZDI7/W3yCgWfqc71YjVZf7GIK1h1cWVa+Rjug8biZnSHpWSLV5dDNq3pHJkOSFrUv9HUrVWXlwSGVhzVYrRIFXI66n2ffh1LZ453rmRjGUmf3/+CDNw3fkrOQBaiOyVRApigbgMD184yCUScC6/1QXR144Y9UIt60xCC1EB9TA4lRX5TUVE+syP02pU8FAfKdYOI54sBfTEgNqKWf6hiEmsBnuP/Ey6ytvj9Zas/FPcbCvQoRrp0r1ZT4WJ4IBA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=qehKsg2EKnD0NammV+WmhZctPF0eql/fkULcKKnm8vE=; b=f30SF+FFuTb1CuTYltc4tMSQBGI4OOQmnBGJD5z3zslTgDv9l52AYa0+4ap+1aP0PtEvex/hux0hvFaaE+QdWWnNJe4YEh/jG7BB1QUaxRJxgeiBUZBrDst4ry6KnH6cKnu44RZxHQjwvDIDjZ/Tquijh9fkR22n95Sva31YHRP+dJCbz20vu3KO91+PUoWvN166cKhYgUHhwKn5GA3YOAbAg2xiGMYZpZNarzvN9NHp/fwpcpz3e6DnzyP8jl0uawd7I95XVDYbqb1JYEj94mekCMc+wa1bFuObNty7pbCx9ANaMJzz+sfABss4SfenTuEM2AV8tkkfULGOl78Fcw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 217.66.60.4) smtp.rcpttodomain=kernel.org smtp.mailfrom=opensynergy.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=opensynergy.com; dkim=none (message not signed); arc=none (0) X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 217.66.60.4) smtp.mailfrom=opensynergy.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=opensynergy.com; Received-SPF: Pass (protection.outlook.com: domain of opensynergy.com designates 217.66.60.4 as permitted sender) receiver=protection.outlook.com; client-ip=217.66.60.4; helo=SR-MAIL-03.open-synergy.com; pr=C From: Harald Mommer To: virtio-dev@lists.oasis-open.org, Haixu Cui , Mark Brown , Viresh Kumar , linux-spi@vger.kernel.org, linux-kernel@vger.kernel.org Cc: quic_ztu@quicinc.com, Matti Moell , Mikhail Golubev , Harald Mommer Subject: [PATCH v3 2/3] virtio-spi: Add virtio-spi.h. Date: Tue, 26 Mar 2024 12:28:11 +0100 Message-Id: <20240326112812.31739-3-Harald.Mommer@opensynergy.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240326112812.31739-1-Harald.Mommer@opensynergy.com> References: <20240326112812.31739-1-Harald.Mommer@opensynergy.com> Precedence: bulk X-Mailing-List: linux-spi@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: DU6PEPF0000B621:EE_|FR6P281MB3456:EE_ X-MS-Office365-Filtering-Correlation-Id: 1401b9c0-f509-4d98-e758-08dc4d87d749 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: vaxNecGHKLu3Eu1SN5UKMRqpRwZde1Bk4V0R0/AYreGqYljR2prOMVVume8OMyMuBZWbK7o092i8xQ8XFL1KRNd191J98LyhqRRxOUgN4koaMTP5DCJUULADL5iitIK8vMbWTE89aEoiPGf4TlidDtlG3pYd44sTmimLsBqmFD9Q6693mbPjpTqjgeC7AhEdZTXq3g7IIZ7FOE7ntG6f7i5FEn4MO3ex3b7mK3rnFXyRPuJk7g4yqno/zYTGU0FFur87+ZIgHIE3BBlSlF64PalHDY8P6ego8qo401/vTdeRlvbJnhQD7scelQX+zVy5jegJ0WiYP+c7JN2YQ27nptap1VFyeM1cYJkOZ2KGNYQcCKeBiUxGiWZILNrCY2L09ME6TjwwrhaSlp3KtxEqoQWO8F9QLHw1eiKrU+uF7PfnNOb5V/D5cgCK1hmXjRDFFYpIkTbisbiBT6sR8JdqjhIq+JfayihQA56QmQ30/tDB4G3lKpCJ9XNk9ikN1glcI8emTaX901TEwdQ8RRRk8lHmtxfUCOAIT5HoPU4uLY73EnhVoRIPzJcv+BUeVelVkAfnnEiF8+C60xI9m7esbJk7hRV1wovV6rylBQNcC6uDzVrWeJwUIHml/X87ujXbgzSfI1MbA7Obge7olEjtXy0abyv2axdpshUUgBeZoJnRuGdK1pWb0GJV3TXI5RtBFQmWXjellVkgJQhk8fKXrY9WXMXGcjL2XbhGK2Q+p+0Pn3aFL1+9ikR+ydN3eias X-Forefront-Antispam-Report: CIP:217.66.60.4; CTRY:DE; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:SR-MAIL-03.open-synergy.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230031)(36860700004)(1800799015)(82310400014)(376005); DIR:OUT; SFP:1102; X-OriginatorOrg: opensynergy.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 26 Mar 2024 11:28:20.6230 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 1401b9c0-f509-4d98-e758-08dc4d87d749 X-MS-Exchange-CrossTenant-Id: 800fae25-9b1b-4edc-993d-c939c4e84a64 X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=800fae25-9b1b-4edc-993d-c939c4e84a64; Ip=[217.66.60.4]; Helo=[SR-MAIL-03.open-synergy.com] X-MS-Exchange-CrossTenant-AuthSource: DU6PEPF0000B621.eurprd02.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: FR6P281MB3456 X-TM-AS-ERS: 104.47.7.169-0.0.0.0 X-TMASE-Version: StarCloud-1.3-9.1.1015-28274.007 X-TMASE-Result: 10--11.476900-4.000000 X-TMASE-MatchedRID: iCFo82lRN+nJ+P2VFrJmrNbTOt1RbxD5yiAijCjuVj08Sz17UlfNnyzc BY1cYZWcMpPx8OFzfY3vVaXvN8Hm+HV2KXA5dledcl8xQtDJjP+NZsEXc444sAD8gVkUxyRf/ML WVw0m36wc/67TLVA3Nz5DuftIGbXbh7WxbHud8h0PAv5X53l32wZ56rA8tSWbYUdh2Fo9g6bm+G s9Q6HSkSqWIaOjeKhZVVloj1evxlf0P2k3B8GnhDxl1kIwpaZ64DiXvcLDKwtLzssSnXxLpItLm Ysuoy662mASxyN7woi8HPJVrIH2AQyeroDP4V8LWucEZobOeTTPaW4rD8GWjC6AUFDL7nwFSD/k H/Ym2jL+XkmXDmV7y3dkxDD6JpuZx10k8QqyoAyqiWyHuX1y0KODSWu0oxbK6gfKtA7YhlrtmyE vxwC5ZPzygRMUeOgbJpK4F9wnIiY7AFczfjr/7G7XLR36HrMtyoe6R/u46RZ7/YJ3Y50NfE8JXf jn3aV92kVzoXxGttY= X-TMASE-XGENCLOUD: 64e70656-7c84-4441-bbf5-15d6afdf9f92-0-0-200-0 X-TM-Deliver-Signature: 3CE79F5E2F93C8170345172445B4B250 X-TM-Addin-Auth: PN3VfTKWZeazV0XsUQ2qBTZpdSSb5QOBHU39ifi6nNmph0ezygRGJnp7aAv JGnL+XBB8SOUzSWcMbjEC/s3SCT+bVMNBr4d78fkGQ7LoBUFJ3elbH0Nc+ZU3FGtTdnG7c6oiqX r/JLE9qptFt5nfQ6m33F80EYLNXnIXRwX7hDa3ZfBseSxAMvc8meQQPA6YzwNYxZmcDkME3ZUoY TRg+cVImxDCaKDm3Wr7FFJKU4NO1EDfKpd2ve1+ZGxDwUl1WBJ+Aj+npoHVffkauCsQoZylqj5c z29B930sAh15aCg=.yAe8eAO4QUVDRl8ckpenumq0Bkfv4lhO3N+ZfItpCwiqFjCY7A3lTeI1sy mqS8fRIxM5ouQjQmUQSoM2DALD39TshySrJwjoni87m0USfPQckf7oDYjJ6CLrYXz+a2ahunWaH aFOYmqxm3bAdz7V4FsNAP2TODcmSDSaMnM9KArnL+6At+O22R+AHld4IAqv6//5jFHNRlh3XsUD 7/mvWgdkinMKXy3L30Wy/NpdmLXobWbjRDzxBomfEBbftkD+mmcGorccbxOI3eCgTjppccbuxVH CbRl9utN6xhR7Gu0r8r9EyogdaY5gQ/9XxIpyjFacHMA3Hpa1pKegopKd/g== X-TM-Addin-ProductCode: EMS DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=opensynergy.com; s=TM-DKIM-20210503141657; t=1711452503; bh=RUCMbZXCwwGsmfFDXhCqWRcvPA0UePjvWJw35UvnYJI=; l=8276; h=From:To:Date; b=qrXB22xJ35fUR2wha5az1xuvAQeePb09gcWfZkUuNZba+6d9jPgfdFCloNkB7jiWI 4Y7dXS638eH7/RnpGYNWfwx5SdnBDBfSraZRlxVAPFBvTNKAp0sqh4slxxL6RCesJH 4Uo6gErA9rBc3qhKUHdi4byHQW2+YqA9lwUelDr7uFSPH3m2K7rtwx0+BJ98DcZJ9G z69dH9VfkedUhMjf4LwGSn0fpJ4qfzaWUBmptI1HcGvJJufHF58EFQ+lfMNkFKjk4O bPz+yhr40/BXCPxHFiFs5A6WMrFnnAGNnpy5SgUnRbGwZYXBOv//C85CYP6OoMqPpU OVeF+tCtlhB2g== From: Harald Mommer Add virtio-spi.h header for virtio SPI. Signed-off-by: Harald Mommer Reviewed-by: Viresh Kumar Reviewed-by: Alex Bennée --- include/uapi/linux/virtio_spi.h | 185 ++++++++++++++++++++++++++++++++ 1 file changed, 185 insertions(+) create mode 100644 include/uapi/linux/virtio_spi.h diff --git a/include/uapi/linux/virtio_spi.h b/include/uapi/linux/virtio_spi.h new file mode 100644 index 000000000000..d6923f4080b4 --- /dev/null +++ b/include/uapi/linux/virtio_spi.h @@ -0,0 +1,185 @@ +/* SPDX-License-Identifier: BSD-3-Clause */ +/* + * Copyright (C) 2023 OpenSynergy GmbH + */ +#ifndef _LINUX_VIRTIO_VIRTIO_SPI_H +#define _LINUX_VIRTIO_VIRTIO_SPI_H + +#include +#include +#include +#include + +/* Sample data on trailing clock edge */ +#define VIRTIO_SPI_CPHA (1 << 0) +/* Clock is high when IDLE */ +#define VIRTIO_SPI_CPOL (1 << 1) +/* Chip Select is active high */ +#define VIRTIO_SPI_CS_HIGH (1 << 2) +/* Transmit LSB first */ +#define VIRTIO_SPI_MODE_LSB_FIRST (1 << 3) +/* Loopback mode */ +#define VIRTIO_SPI_MODE_LOOP (1 << 4) + +/* + * All config fields are read-only for the Virtio SPI driver + * + * @cs_max_number: maximum number of chipselect the host SPI controller + * supports. + * @cs_change_supported: indicates if the host SPI controller supports to toggle + * chipselect after each transfer in one message: + * 0: unsupported, chipselect will be kept in active state throughout the + * message transaction; + * 1: supported. + * Note: Message here contains a sequence of SPI transfers. + * @tx_nbits_supported: indicates the supported number of bit for writing: + * bit 0: DUAL (2-bit transfer), 1 for supported + * bit 1: QUAD (4-bit transfer), 1 for supported + * bit 2: OCTAL (8-bit transfer), 1 for supported + * other bits are reserved as 0, 1-bit transfer is always supported. + * @rx_nbits_supported: indicates the supported number of bit for reading: + * bit 0: DUAL (2-bit transfer), 1 for supported + * bit 1: QUAD (4-bit transfer), 1 for supported + * bit 2: OCTAL (8-bit transfer), 1 for supported + * other bits are reserved as 0, 1-bit transfer is always supported. + * @bits_per_word_mask: mask indicating which values of bits_per_word are + * supported. If not set, no limitation for bits_per_word. + * @mode_func_supported: indicates the following features are supported or not: + * bit 0-1: CPHA feature + * 0b00: invalid, should support as least one CPHA setting + * 0b01: supports CPHA=0 only + * 0b10: supports CPHA=1 only + * 0b11: supports CPHA=0 and CPHA=1. + * bit 2-3: CPOL feature + * 0b00: invalid, should support as least one CPOL setting + * 0b01: supports CPOL=0 only + * 0b10: supports CPOL=1 only + * 0b11: supports CPOL=0 and CPOL=1. + * bit 4: chipselect active high feature, 0 for unsupported and 1 for + * supported, chipselect active low should always be supported. + * bit 5: LSB first feature, 0 for unsupported and 1 for supported, + * MSB first should always be supported. + * bit 6: loopback mode feature, 0 for unsupported and 1 for supported, + * normal mode should always be supported. + * @max_freq_hz: the maximum clock rate supported in Hz unit, 0 means no + * limitation for transfer speed. + * @max_word_delay_ns: the maximum word delay supported in ns unit, + * 0 means word delay feature is unsupported. + * Note: Just as one message contains a sequence of transfers, + * one transfer may contain a sequence of words. + * @max_cs_setup_ns: the maximum delay supported after chipselect is asserted, + * in ns unit, 0 means delay is not supported to introduce after chipselect is + * asserted. + * @max_cs_hold_ns: the maximum delay supported before chipselect is deasserted, + * in ns unit, 0 means delay is not supported to introduce before chipselect + * is deasserted. + * @max_cs_incative_ns: maximum delay supported after chipselect is deasserted, + * in ns unit, 0 means delay is not supported to introduce after chipselect is + * deasserted. + */ +struct virtio_spi_config { + /* # of /dev/spidev.CS with CS=0..chip_select_max_number -1 */ + __u8 cs_max_number; + __u8 cs_change_supported; +#define VIRTIO_SPI_RX_TX_SUPPORT_DUAL (1 << 0) +#define VIRTIO_SPI_RX_TX_SUPPORT_QUAD (1 << 1) +#define VIRTIO_SPI_RX_TX_SUPPORT_OCTAL (1 << 2) + __u8 tx_nbits_supported; + __u8 rx_nbits_supported; + __le32 bits_per_word_mask; +#define VIRTIO_SPI_MF_SUPPORT_CPHA_0 (1 << 0) +#define VIRTIO_SPI_MF_SUPPORT_CPHA_1 (1 << 1) +#define VIRTIO_SPI_MF_SUPPORT_CPOL_0 (1 << 2) +#define VIRTIO_SPI_MF_SUPPORT_CPOL_1 (1 << 3) +#define VIRTIO_SPI_MF_SUPPORT_CS_HIGH (1 << 4) +#define VIRTIO_SPI_MF_SUPPORT_LSB_FIRST (1 << 5) +#define VIRTIO_SPI_MF_SUPPORT_LOOPBACK (1 << 6) + __le32 mode_func_supported; + __le32 max_freq_hz; + __le32 max_word_delay_ns; + __le32 max_cs_setup_ns; + __le32 max_cs_hold_ns; + __le32 max_cs_inactive_ns; +}; + +/* + * @chip_select_id: chipselect index the SPI transfer used. + * + * @bits_per_word: the number of bits in each SPI transfer word. + * + * @cs_change: whether to deselect device after finishing this transfer + * before starting the next transfer, 0 means cs keep asserted and + * 1 means cs deasserted then asserted again. + * + * @tx_nbits: bus width for write transfer. + * 0,1: bus width is 1, also known as SINGLE + * 2 : bus width is 2, also known as DUAL + * 4 : bus width is 4, also known as QUAD + * 8 : bus width is 8, also known as OCTAL + * other values are invalid. + * + * @rx_nbits: bus width for read transfer. + * 0,1: bus width is 1, also known as SINGLE + * 2 : bus width is 2, also known as DUAL + * 4 : bus width is 4, also known as QUAD + * 8 : bus width is 8, also known as OCTAL + * other values are invalid. + * + * @reserved: for future use. + * + * @mode: SPI transfer mode. + * bit 0: CPHA, determines the timing (i.e. phase) of the data + * bits relative to the clock pulses.For CPHA=0, the + * "out" side changes the data on the trailing edge of the + * preceding clock cycle, while the "in" side captures the data + * on (or shortly after) the leading edge of the clock cycle. + * For CPHA=1, the "out" side changes the data on the leading + * edge of the current clock cycle, while the "in" side + * captures the data on (or shortly after) the trailing edge of + * the clock cycle. + * bit 1: CPOL, determines the polarity of the clock. CPOL=0 is a + * clock which idles at 0, and each cycle consists of a pulse + * of 1. CPOL=1 is a clock which idles at 1, and each cycle + * consists of a pulse of 0. + * bit 2: CS_HIGH, if 1, chip select active high, else active low. + * bit 3: LSB_FIRST, determines per-word bits-on-wire, if 0, MSB + * first, else LSB first. + * bit 4: LOOP, loopback mode. + * + * @freq: the transfer speed in Hz. + * + * @word_delay_ns: delay to be inserted between consecutive words of a + * transfer, in ns unit. + * + * @cs_setup_ns: delay to be introduced after CS is asserted, in ns + * unit. + * + * @cs_delay_hold_ns: delay to be introduced before CS is deasserted + * for each transfer, in ns unit. + * + * @cs_change_delay_inactive_ns: delay to be introduced after CS is + * deasserted and before next asserted, in ns unit. + */ +struct spi_transfer_head { + __u8 chip_select_id; + __u8 bits_per_word; + __u8 cs_change; + __u8 tx_nbits; + __u8 rx_nbits; + __u8 reserved[3]; + __le32 mode; + __le32 freq; + __le32 word_delay_ns; + __le32 cs_setup_ns; + __le32 cs_delay_hold_ns; + __le32 cs_change_delay_inactive_ns; +}; + +struct spi_transfer_result { +#define VIRTIO_SPI_TRANS_OK 0 +#define VIRTIO_SPI_PARAM_ERR 1 +#define VIRTIO_SPI_TRANS_ERR 2 + u8 result; +}; + +#endif /* #ifndef _LINUX_VIRTIO_VIRTIO_SPI_H */ From patchwork Tue Mar 26 11:28:12 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Harald Mommer X-Patchwork-Id: 784754 Received: from refb02.tmes.trendmicro.eu (refb02.tmes.trendmicro.eu [18.185.115.58]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DAF631848 for ; Tue, 26 Mar 2024 12:17:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=18.185.115.58 ARC-Seal: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711455481; cv=fail; b=TyaeJv+wKmlL/Jaqlgzv3QKwH7va8djHpClO9AuP4lejXt1AlUyMV+H+AZvZuNjehuwE2HJ5N0vhTvROTqKMR6y/rQ6GuuuE2cz8FsE3Oc6DCJBr0zsqScdyCZI2UkwWQr4Dhtwc6VUguZMYVqCiJ+7p8vVqcIwxij0fM2yEWwY= ARC-Message-Signature: i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1711455481; c=relaxed/simple; bh=ygLBHaQ9SMMG25HqqXPdeZBvovLigYoh9K+KjFk792M=; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version:Content-Type; b=erFvjC+PxKnSzKU8lo6MWejdDfbwHh/bUgaEE9UYGnoxS8cvbVR+5Mowh9cGZEn3udtmtDOEEmxCbYNeiCfaliaA2Fuh+9l6LMz7vscP4PwOBB3/skySE1V8f+dJFZcZ68zyHZrpCH4KDlYVLzqeKdIHEfUG57p1HRluXMObBpc= ARC-Authentication-Results: i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=opensynergy.com; spf=pass smtp.mailfrom=opensynergy.com; dkim=pass (2048-bit key) header.d=opensynergy.com header.i=@opensynergy.com header.b=Y1P/Grtd; arc=fail smtp.client-ip=18.185.115.58 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=opensynergy.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=opensynergy.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=opensynergy.com header.i=@opensynergy.com header.b="Y1P/Grtd" Received: from 104.47.11.169_.trendmicro.com (unknown [172.21.19.113]) by refb02.tmes.trendmicro.eu (Postfix) with ESMTPS id DF8A31005B1D0 for ; Tue, 26 Mar 2024 11:28:30 +0000 (UTC) Received: from 104.47.11.169_.trendmicro.com (unknown [172.21.192.213]) by repost01.tmes.trendmicro.eu (Postfix) with SMTP id DD3D910000B85; Tue, 26 Mar 2024 11:28:22 +0000 (UTC) X-TM-MAIL-RECEIVED-TIME: 1711452502.471000 X-TM-MAIL-UUID: dab0fdee-fe41-46e7-83b8-fbc2ada76d2e Received: from DEU01-FR2-obe.outbound.protection.outlook.com (unknown [104.47.11.169]) by repre01.tmes.trendmicro.eu (Trend Micro Email Security) with ESMTPS id 7325110047568; Tue, 26 Mar 2024 11:28:22 +0000 (UTC) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=bhehN6ViBcv/xBBgATgMh0aSY9t83Vzu9hXjYEhDtXuZVMZa+bd+DRJ7Bx/7DGRBgNylFhk5BH3W47yLuwhH7rZb7/vnf9P+V9ZaFe2QXBYifObKVxvCYORlgxVW5SlepbCsJbxQmx8MAzTJbxJHjb+M3zIupGfMQioZ2RZMYRPqKKlIX1SmjYif3KWJ5ubdC1TjDmKed4U93Eyf6AoycFcxWK4pfurbh6iRK3O7BNO1dVvGHRqm6XPckE/PUKiJ4+1LCUTk//k+cyBuwles7hmGiGTLf2ZDRJtAJzcVhP1Y1+qzi+RtjmnFPY/k/SFVfdKIHtexy9LbZ97soNpTNA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=PYMLUJ5K6ip5j0cutq5dIjkuIdUjWgBgGyoPqvg/vEc=; b=VG0i1dre5MQCUTnyZRTGMR9sS281bZm2mPqZWQvfkNzw/eOoSL9DQ8H3RbLk5fSqj9lC6cH05pfR/Z9UC2cNCmG0JWfusuhtFZRC+iqxIn4Mq367lCFEcmrSXMc+S1z+b+Ju/rlZCpCIe2NNuHdVHHYsKJfoWDJ/RAyUZkOdQIb5zmICSnIbvutDF7ffeW6gIVNKSqLPkD9rzx49N9mYO9NlzmVwJRRn+TE2VLPcNcIuC70kKqQ9rim90LQyL5D2dgJyKrLSTfv5JfPornj8RJWxU30xsTipzk2+49JvGdVtxLnbby7mJuZr+C59dxrfbQPFKmSSOB6c3Ld+OCCEMg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 217.66.60.4) smtp.rcpttodomain=kernel.org smtp.mailfrom=opensynergy.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=opensynergy.com; dkim=none (message not signed); arc=none (0) X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 217.66.60.4) smtp.mailfrom=opensynergy.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=opensynergy.com; Received-SPF: Pass (protection.outlook.com: domain of opensynergy.com designates 217.66.60.4 as permitted sender) receiver=protection.outlook.com; client-ip=217.66.60.4; helo=SR-MAIL-03.open-synergy.com; pr=C From: Harald Mommer To: virtio-dev@lists.oasis-open.org, Haixu Cui , Mark Brown , Viresh Kumar , linux-spi@vger.kernel.org, linux-kernel@vger.kernel.org Cc: quic_ztu@quicinc.com, Matti Moell , Mikhail Golubev , Harald Mommer , Harald Mommer Subject: [PATCH v3 3/3] virtio-spi: Add virtio SPI driver. Date: Tue, 26 Mar 2024 12:28:12 +0100 Message-Id: <20240326112812.31739-4-Harald.Mommer@opensynergy.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240326112812.31739-1-Harald.Mommer@opensynergy.com> References: <20240326112812.31739-1-Harald.Mommer@opensynergy.com> Precedence: bulk X-Mailing-List: linux-spi@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AMS0EPF000001A0:EE_|BE1P281MB1553:EE_ X-MS-Office365-Filtering-Correlation-Id: aff9f0db-8856-4232-e0e8-08dc4d87d72d X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: ajyybvshwxLDIOtRB06/8kH1EdxFtEyo7EPFCnw04b9NEInwxlapUUUwFqypVCO8I4s2CBDcuTHmKNxanqxW5TjBEvhFRI4OWxq8ohsSsxBs7PGkGwhOiD4Ii3Kjp/I47etYCHyVBgsuXS4MbEmsRAiAIRhlNYRxuXE/EL1foDNkGRnl+FQS95d81lzbfFrFxbIdqk51y3EbQ6eEWD0Gg8B56RwrioY3GbpuwdQm8131Is8cV7UdldoK8BKmKxgIE6mtZisWAEubN0gTRTcuMDcIf3lErrFTFkarBcSjxDec6iUaWfL5byhLjrPcKLDfAbQu1dc2a0oc7tHY3fFd4Lc8f36WoTSMrDvTPlgVzKa4gNGJL+RRABEksISw4dkP2AxcBrabWpy6cWRG8PXXotAqnRiPtRgmC5bs3nMYERf78Z618XEZVDjZKj7r1ZTG7u/eeixJDzZZXZ+UqSM2sG5X8ToSRuGaUqZxRCSBulqZ2aYpiw50JHDW54xNqspqcBuwGCInn25fRUVgJmUpLyC5ZU058/A6uJLFILrFZm2qq70YNmFP6An9druMjF5yZTAdsg9D3eHddINY2LJ2UvbUDvUjqoY8PxbeX0XmABqkvkGx65SCyWih2/oX9ILng1zxiy0+7LvI75o8WeECaJJ5Nb1q5IYkhYsCM/zih/XGvYKgI3kJOY4sj0hF7DaRtFwUImiG9INMQRSq+91PlcUtoKcHTn7Pvh2w1PK/MEkUkoho0uudt7JmL3RZx3Gf X-Forefront-Antispam-Report: CIP:217.66.60.4; CTRY:DE; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:SR-MAIL-03.open-synergy.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230031)(1800799015)(376005)(36860700004)(82310400014); DIR:OUT; SFP:1102; X-OriginatorOrg: opensynergy.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 26 Mar 2024 11:28:20.5018 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: aff9f0db-8856-4232-e0e8-08dc4d87d72d X-MS-Exchange-CrossTenant-Id: 800fae25-9b1b-4edc-993d-c939c4e84a64 X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=800fae25-9b1b-4edc-993d-c939c4e84a64; Ip=[217.66.60.4]; Helo=[SR-MAIL-03.open-synergy.com] X-MS-Exchange-CrossTenant-AuthSource: AMS0EPF000001A0.eurprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BE1P281MB1553 X-TM-AS-ERS: 104.47.11.169-0.0.0.0 X-TMASE-Version: StarCloud-1.3-9.1.1015-28274.007 X-TMASE-Result: 10--17.758100-4.000000 X-TMASE-MatchedRID: F0QLXSOVhe0Asgl6PZgqJOkI20Cl55uDgz5VmKZ8x87hCm8am+SP54vP iBq/iW91MpPx8OFzfY0zJJn1odE+3zVxLV/TD3CFsX4aFYAMIYPIQQwRv8gPjskXIF34mJLKOnp NWpJkOQuTIJr1EFP8Nn7U1eUtsS59MsZYFnBjXTWF3V/JMHm7u781t3rGD+B++wWpop+OSdw4As RtUisW+DmvcaGRO/Oh31jKtZ+jlPPy8yPa5oCwl4WEan0Y08OtfJ3eYkN7pTES6lv5p9KHVZtjb vEw2yYya+t98YxCbwSI47i1GQb7nS1CuW+6P3e+BA/ZR5qnp8O4UL3v//+17eY6m/6o4hAKqFty 1HMHrV6ZNA2b+iaOd6EA84aOEbsGODSqp4i2jlcKonRFsndtvYo3KQs0iA9hiGVApiRLArkow1L HBmlcNps6E2fc3GjdUTh5CoFhalLaej9gO1Z/MOBHyXZCGbHqfq7xWexVq1yyBw15H24MRz/m+V kiqierl1NYlxxvWUwtgEZJUHc75WBnDtEasdEgiL+RrlWsewrY2awIDlDmurswIO3n6P8FmxHxT WKE+Ujun/JYaVxVeeSkZ1+Tq003BYIaQ0ASMyrHfnPG7+BDZvpS9zfbt9q/ayl06EhYQmZI+l65 vTxt4rqaKIHX1SviXeMdSFJSpxTPE8gn5ga5qlvIId8M26gTSp5Dv2OKxzhUu7T7mRB4coRSKUQ PSCOyeG3erYjBbl1+3BndfXUhXQ== X-TMASE-XGENCLOUD: 109c72b8-fe70-41e9-a3b7-fc4f03e0b570-0-0-200-0 X-TM-Deliver-Signature: 7794EDE3B1D6D095889AC9209F50073A X-TM-Addin-Auth: 6YhTsrIbvkxpvf6CU5g5s4x9gRBdV4pO+W63tiHrvWJBk7GdB2eEMCQ6Tl9 oDapQvg8qMHogXUQucYBrpZ4mYzaUNnGJNXZRqFdvMKlJB2yrFl9PLoUS31n9mm5V9IwuQ6VcI0 87LIMy5UfyamHsRQbrlREuSGabGpqEKLHXxtGvFAQF2ptnJcB8WuSjO5khbAkqBw2PNk9s+TVDC RZgq7lNdaw5UjgNnjrAdWy2XMXdXGaK/yfAJOO/uW8OmWy7eIUVEUkOB9mGfAUn74zSiFQQtLe4 w1aZwkxtAWKX8Gs=.xDI7g24YfPBAHX+CXmzuCRu5I+pU49sripxgFnTUoDpkoXkxHQshTnKGFO dy0TZPTfM2IAhOO4nZiNjWLpCJ1xM6b2Wh0i28LHXDo6PSrkC+1APyJ/I7NO6Gh1lilcA+2JcOk q19vSMIgd/lf4xcICk/KFD0bpY+aCmRNerQtoKeRFEEjgEXuqs4E03yKJBpnVfBA+lmJGEH/1Xe 89F0AqdwNmIztcYp8U0GPJ5WIwa9O1emIA0ZK/61+a1+zt18ogkABu/bFzyYfOzw+fq4f0V669d 9gS/SAeqervrnputcbG5u59DdgOT8zuh6VW2KZ3BHv2I1b8N+MHad9vkICA== X-TM-Addin-ProductCode: EMS DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=opensynergy.com; s=TM-DKIM-20210503141657; t=1711452502; bh=ygLBHaQ9SMMG25HqqXPdeZBvovLigYoh9K+KjFk792M=; l=16620; h=From:To:Date; b=Y1P/GrtdHawoeplikGrQzLVjDgqLqho1j7Pyc3zBLhspZ7LzSipa+WO38p0MBeICm 3YbC+HxKwLRYtfy4mAo8DXBC52Zq52eyxWZLWFsSTfSCFfv9oTYxuq25RA505lVmAk A7XPYYaA/KThL15AkbrqhbDWazkKDzxMqQHzcojNg+hfZ7WVUkwWO/ObblqeWhRA0V boVG/Fy+exFfzNgv3U/fYJCk0vjqbkV3noGebcM/h0R5nUhsmEUIl6b+KYlORLvpBs sauqK58iORLIvYuGdq9T5+j8MKUJdiST7x4gH+vCVCb25PK0UzMygQB+TihPHuqngN lnCApEUAtrsFg== From: Harald Mommer This is the virtio SPI Linux kernel driver. Signed-off-by: Harald Mommer --- MAINTAINERS | 6 + drivers/spi/Kconfig | 11 + drivers/spi/Makefile | 1 + drivers/spi/spi-virtio.c | 479 +++++++++++++++++++++++++++++++++++++++ 4 files changed, 497 insertions(+) create mode 100644 drivers/spi/spi-virtio.c diff --git a/MAINTAINERS b/MAINTAINERS index 1aabf1c15bb3..a370dd54896f 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -23384,6 +23384,12 @@ S: Maintained F: include/uapi/linux/virtio_snd.h F: sound/virtio/* +VIRTIO SPI DRIVER +M: Harald Mommer +S: Maintained +F: include/uapi/linux/virtio_spi.h +F: drivers/spi/spi-virtio.c + VIRTUAL BOX GUEST DEVICE DRIVER M: Hans de Goede M: Arnd Bergmann diff --git a/drivers/spi/Kconfig b/drivers/spi/Kconfig index ddae0fde798e..ff06e595679a 100644 --- a/drivers/spi/Kconfig +++ b/drivers/spi/Kconfig @@ -1125,6 +1125,17 @@ config SPI_UNIPHIER If your SoC supports SCSSI, say Y here. +config SPI_VIRTIO + tristate "Virtio SPI Controller" + depends on SPI_MASTER && VIRTIO + help + This enables the Virtio SPI driver. + + Virtio SPI is an SPI driver for virtual machines using Virtio. + + If your Linux is a virtual machine using Virtio, say Y here. + If unsure, say N. + config SPI_XCOMM tristate "Analog Devices AD-FMCOMMS1-EBZ SPI-I2C-bridge driver" depends on I2C diff --git a/drivers/spi/Makefile b/drivers/spi/Makefile index 4ff8d725ba5e..ff2243e44e00 100644 --- a/drivers/spi/Makefile +++ b/drivers/spi/Makefile @@ -146,6 +146,7 @@ spi-thunderx-objs := spi-cavium.o spi-cavium-thunderx.o obj-$(CONFIG_SPI_THUNDERX) += spi-thunderx.o obj-$(CONFIG_SPI_TOPCLIFF_PCH) += spi-topcliff-pch.o obj-$(CONFIG_SPI_UNIPHIER) += spi-uniphier.o +obj-$(CONFIG_SPI_VIRTIO) += spi-virtio.o obj-$(CONFIG_SPI_XCOMM) += spi-xcomm.o obj-$(CONFIG_SPI_XILINX) += spi-xilinx.o obj-$(CONFIG_SPI_XLP) += spi-xlp.o diff --git a/drivers/spi/spi-virtio.c b/drivers/spi/spi-virtio.c new file mode 100644 index 000000000000..06e8b3b62a94 --- /dev/null +++ b/drivers/spi/spi-virtio.c @@ -0,0 +1,479 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * SPI bus driver for the Virtio SPI controller + * Copyright (C) 2023 OpenSynergy GmbH + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +struct virtio_spi_req { + struct completion completion; + struct spi_transfer_head transfer_head ____cacheline_aligned; + const uint8_t *tx_buf ____cacheline_aligned; + uint8_t *rx_buf ____cacheline_aligned; + struct spi_transfer_result result ____cacheline_aligned; +}; + +struct virtio_spi_priv { + /* Virtio SPI message */ + struct virtio_spi_req spi_req; + /* The virtio device we're associated with */ + struct virtio_device *vdev; + /* Pointer to the virtqueue */ + struct virtqueue *vq; + /* Copy of config space mode_func_supported */ + u32 mode_func_supported; + /* Copy of config space max_freq_hz */ + u32 max_freq_hz; +}; + +static struct spi_board_info board_info = { + .modalias = "spi-virtio", +}; + +static void virtio_spi_msg_done(struct virtqueue *vq) +{ + struct virtio_spi_req *req; + unsigned int len; + + while ((req = virtqueue_get_buf(vq, &len))) + complete(&req->completion); +} + +/* + * . . . . . . . . . . + * Delay + A + + B + + C + D + E + F + A + + * . . . . . . . . . . + * ___. . . . . . .___.___. . + * CS# |___.______.____.____.___.___| . |___._____________ + * . . . . . . . . . . + * . . . . . . . . . . + * SCLK__.___.___NNN_____NNN__.___.___.___.___.___.___NNN_______ + * + * NOTE: 1st transfer has two words, the delay between these two words are + * 'B' in the diagram. + * + * A => struct spi_device -> cs_setup + * B => max{struct spi_transfer -> word_delay, struct spi_device -> word_delay} + * Note: spi_device and spi_transfer both have word_delay, Linux + * choose the bigger one, refer to _spi_xfer_word_delay_update function + * C => struct spi_transfer -> delay + * D => struct spi_device -> cs_hold + * E => struct spi_device -> cs_inactive + * F => struct spi_transfer -> cs_change_delay + * + * So the corresponding relationship: + * A <===> cs_setup_ns (after CS asserted) + * B <===> word_delay_ns (no matter with CS) + * C+D <===> cs_delay_hold_ns (before CS deasserted) + * E+F <===> cs_change_delay_inactive_ns (after CS deasserted, these two + * values are also recommended in the Linux driver to be added up) + */ +static int virtio_spi_set_delays(struct spi_transfer_head *th, + struct spi_device *spi, + struct spi_transfer *xfer) +{ + int cs_setup; + int cs_word_delay_xfer; + int cs_word_delay_spi; + int delay; + int cs_hold; + int cs_inactive; + int cs_change_delay; + + cs_setup = spi_delay_to_ns(&spi->cs_setup, xfer); + if (cs_setup < 0) { + dev_warn(&spi->dev, "Cannot convert cs_setup\n"); + return cs_setup; + } + th->cs_setup_ns = cpu_to_le32((u32)cs_setup); + + cs_word_delay_xfer = spi_delay_to_ns(&xfer->word_delay, xfer); + if (cs_word_delay_xfer < 0) { + dev_warn(&spi->dev, "Cannot convert cs_word_delay_xfer\n"); + return cs_word_delay_xfer; + } + cs_word_delay_spi = spi_delay_to_ns(&spi->word_delay, xfer); + if (cs_word_delay_spi < 0) { + dev_warn(&spi->dev, "Cannot convert cs_word_delay_spi\n"); + return cs_word_delay_spi; + } + if (cs_word_delay_spi > cs_word_delay_xfer) + th->word_delay_ns = cpu_to_le32((u32)cs_word_delay_spi); + else + th->word_delay_ns = cpu_to_le32((u32)cs_word_delay_xfer); + + delay = spi_delay_to_ns(&xfer->delay, xfer); + if (delay < 0) { + dev_warn(&spi->dev, "Cannot convert delay\n"); + return delay; + } + cs_hold = spi_delay_to_ns(&spi->cs_hold, xfer); + if (cs_hold < 0) { + dev_warn(&spi->dev, "Cannot convert cs_hold\n"); + return cs_hold; + } + th->cs_delay_hold_ns = cpu_to_le32((u32)delay + (u32)cs_hold); + + cs_inactive = spi_delay_to_ns(&spi->cs_inactive, xfer); + if (cs_inactive < 0) { + dev_warn(&spi->dev, "Cannot convert cs_inactive\n"); + return cs_inactive; + } + cs_change_delay = spi_delay_to_ns(&xfer->cs_change_delay, xfer); + if (cs_change_delay < 0) { + dev_warn(&spi->dev, "Cannot convert cs_change_delay\n"); + return cs_change_delay; + } + th->cs_change_delay_inactive_ns = + cpu_to_le32((u32)cs_inactive + (u32)cs_change_delay); + + return 0; +} + +static int virtio_spi_transfer_one(struct spi_controller *ctrl, + struct spi_device *spi, + struct spi_transfer *xfer) +{ + struct virtio_spi_priv *priv = spi_controller_get_devdata(ctrl); + struct virtio_spi_req *spi_req = &priv->spi_req; + struct spi_transfer_head *th; + struct scatterlist sg_out_head, sg_out_payload; + struct scatterlist sg_in_result, sg_in_payload; + struct scatterlist *sgs[4]; + unsigned int outcnt = 0u; + unsigned int incnt = 0u; + int ret; + + th = &spi_req->transfer_head; + + /* Fill struct spi_transfer_head */ + th->chip_select_id = spi_get_chipselect(spi, 0); + th->bits_per_word = spi->bits_per_word; + th->cs_change = xfer->cs_change; + th->tx_nbits = xfer->tx_nbits; + th->rx_nbits = xfer->rx_nbits; + th->reserved[0] = 0; + th->reserved[1] = 0; + th->reserved[2] = 0; + + BUILD_BUG_ON(VIRTIO_SPI_CPHA != SPI_CPHA); + BUILD_BUG_ON(VIRTIO_SPI_CPOL != SPI_CPOL); + BUILD_BUG_ON(VIRTIO_SPI_CS_HIGH != SPI_CS_HIGH); + BUILD_BUG_ON(VIRTIO_SPI_MODE_LSB_FIRST != SPI_LSB_FIRST); + + th->mode = cpu_to_le32(spi->mode & (SPI_LSB_FIRST | SPI_CS_HIGH | + SPI_CPOL | SPI_CPHA)); + if ((spi->mode & SPI_LOOP) != 0) + th->mode |= cpu_to_le32(VIRTIO_SPI_MODE_LOOP); + + th->freq = cpu_to_le32(xfer->speed_hz); + + ret = virtio_spi_set_delays(th, spi, xfer); + if (ret) + goto msg_done; + + /* Set buffers */ + spi_req->tx_buf = xfer->tx_buf; + spi_req->rx_buf = xfer->rx_buf; + + /* Prepare sending of virtio message */ + reinit_completion(&spi_req->completion); + + sg_init_one(&sg_out_head, th, sizeof(*th)); + sgs[outcnt] = &sg_out_head; + outcnt++; + + if (spi_req->tx_buf) { + sg_init_one(&sg_out_payload, spi_req->tx_buf, xfer->len); + sgs[outcnt] = &sg_out_payload; + outcnt++; + } + + if (spi_req->rx_buf) { + sg_init_one(&sg_in_payload, spi_req->rx_buf, xfer->len); + sgs[outcnt] = &sg_in_payload; + incnt++; + } + + sg_init_one(&sg_in_result, &spi_req->result, + sizeof(struct spi_transfer_result)); + sgs[outcnt + incnt] = &sg_in_result; + incnt++; + + ret = virtqueue_add_sgs(priv->vq, sgs, outcnt, incnt, spi_req, + GFP_KERNEL); + if (ret) + goto msg_done; + + /* Simple implementation: There can be only one transfer in flight */ + virtqueue_kick(priv->vq); + + wait_for_completion(&priv->spi_req.completion); + + /* Read result from message and translate return code */ + switch (priv->spi_req.result.result) { + case VIRTIO_SPI_TRANS_OK: + /* ret is 0 */ + break; + case VIRTIO_SPI_PARAM_ERR: + ret = -EINVAL; + break; + case VIRTIO_SPI_TRANS_ERR: + ret = -EIO; + break; + default: /* Protocol violation */ + ret = -EIO; + break; + } + +msg_done: + if (ret) + ctrl->cur_msg->status = ret; + + return ret; +} + +static void virtio_spi_read_config(struct virtio_device *vdev) +{ + struct spi_controller *ctrl = dev_get_drvdata(&vdev->dev); + struct virtio_spi_priv *priv = vdev->priv; + u8 cs_max_number; + u8 tx_nbits_supported; + u8 rx_nbits_supported; + + cs_max_number = virtio_cread8(vdev, offsetof(struct virtio_spi_config, + cs_max_number)); + ctrl->num_chipselect = cs_max_number; + + /* Set the mode bits which are understood by this driver */ + priv->mode_func_supported = + virtio_cread32(vdev, offsetof(struct virtio_spi_config, + mode_func_supported)); + ctrl->mode_bits = priv->mode_func_supported & + (VIRTIO_SPI_CS_HIGH | VIRTIO_SPI_MODE_LSB_FIRST); + if ((priv->mode_func_supported & VIRTIO_SPI_MF_SUPPORT_CPHA_1) != 0) + ctrl->mode_bits |= VIRTIO_SPI_CPHA; + if ((priv->mode_func_supported & VIRTIO_SPI_MF_SUPPORT_CPOL_1) != 0) + ctrl->mode_bits |= VIRTIO_SPI_CPOL; + if ((priv->mode_func_supported & VIRTIO_SPI_MF_SUPPORT_LSB_FIRST) != 0) + ctrl->mode_bits |= SPI_LSB_FIRST; + if ((priv->mode_func_supported & VIRTIO_SPI_MF_SUPPORT_LOOPBACK) != 0) + ctrl->mode_bits |= SPI_LOOP; + tx_nbits_supported = + virtio_cread8(vdev, offsetof(struct virtio_spi_config, + tx_nbits_supported)); + if ((tx_nbits_supported & VIRTIO_SPI_RX_TX_SUPPORT_DUAL) != 0) + ctrl->mode_bits |= SPI_TX_DUAL; + if ((tx_nbits_supported & VIRTIO_SPI_RX_TX_SUPPORT_QUAD) != 0) + ctrl->mode_bits |= SPI_TX_QUAD; + if ((tx_nbits_supported & VIRTIO_SPI_RX_TX_SUPPORT_OCTAL) != 0) + ctrl->mode_bits |= SPI_TX_OCTAL; + rx_nbits_supported = + virtio_cread8(vdev, offsetof(struct virtio_spi_config, + rx_nbits_supported)); + if ((rx_nbits_supported & VIRTIO_SPI_RX_TX_SUPPORT_DUAL) != 0) + ctrl->mode_bits |= SPI_RX_DUAL; + if ((rx_nbits_supported & VIRTIO_SPI_RX_TX_SUPPORT_QUAD) != 0) + ctrl->mode_bits |= SPI_RX_QUAD; + if ((rx_nbits_supported & VIRTIO_SPI_RX_TX_SUPPORT_OCTAL) != 0) + ctrl->mode_bits |= SPI_RX_OCTAL; + + ctrl->bits_per_word_mask = + virtio_cread32(vdev, offsetof(struct virtio_spi_config, + bits_per_word_mask)); + + priv->max_freq_hz = + virtio_cread32(vdev, offsetof(struct virtio_spi_config, + max_freq_hz)); +} + +static int virtio_spi_find_vqs(struct virtio_spi_priv *priv) +{ + struct virtqueue *vq; + + vq = virtio_find_single_vq(priv->vdev, virtio_spi_msg_done, "spi-rq"); + if (IS_ERR(vq)) + return (int)PTR_ERR(vq); + priv->vq = vq; + return 0; +} + +/* Function must not be called before virtio_spi_find_vqs() has been run */ +static void virtio_spi_del_vq(struct virtio_device *vdev) +{ + virtio_reset_device(vdev); + vdev->config->del_vqs(vdev); +} + +static int virtio_spi_validate(struct virtio_device *vdev) +{ + /* + * SPI needs always access to the config space. + * Check that the driver can access the config space + */ + if (!vdev->config->get) { + dev_err(&vdev->dev, "%s failure: config access disabled\n", + __func__); + return -EINVAL; + } + + if (!virtio_has_feature(vdev, VIRTIO_F_VERSION_1)) { + dev_err(&vdev->dev, + "device does not comply with spec version 1.x\n"); + return -EINVAL; + } + + return 0; +} + +static int virtio_spi_probe(struct virtio_device *vdev) +{ + struct device_node *np = vdev->dev.parent->of_node; + struct virtio_spi_priv *priv; + struct spi_controller *ctrl; + int err; + u32 bus_num; + u16 csi; + + ctrl = devm_spi_alloc_host(&vdev->dev, sizeof(*priv)); + if (!ctrl) + return -ENOMEM; + + priv = spi_controller_get_devdata(ctrl); + priv->vdev = vdev; + vdev->priv = priv; + ctrl->dev.of_node = vdev->dev.of_node; + dev_set_drvdata(&vdev->dev, ctrl); + + init_completion(&priv->spi_req.completion); + + err = of_property_read_u32(np, "spi,bus-num", &bus_num); + if (!err && bus_num <= S16_MAX) + ctrl->bus_num = (s16)bus_num; + + virtio_spi_read_config(vdev); + + ctrl->transfer_one = virtio_spi_transfer_one; + + err = virtio_spi_find_vqs(priv); + if (err) { + dev_err(&vdev->dev, "Cannot setup virtqueues\n"); + return err; + } + + board_info.max_speed_hz = priv->max_freq_hz; + board_info.bus_num = (u16)ctrl->bus_num; + + if (!(priv->mode_func_supported & VIRTIO_SPI_CS_HIGH)) + board_info.mode = SPI_MODE_0; + else + board_info.mode = SPI_MODE_0 | SPI_CS_HIGH; + + err = spi_register_controller(ctrl); + if (err) { + dev_err(&vdev->dev, "Cannot register controller\n"); + goto err_return; + } + + if (vdev->dev.of_node) { + dev_dbg(&vdev->dev, "Final setup triggered by DT child node\n"); + return 0; + } + + /* Add chip selects to controller */ + for (csi = 0; csi < ctrl->num_chipselect; csi++) { + dev_dbg(&vdev->dev, "Setting up CS=%u\n", csi); + board_info.chip_select = csi; + + if (!spi_new_device(ctrl, &board_info)) { + dev_err(&vdev->dev, "Cannot setup device %u\n", csi); + spi_unregister_controller(ctrl); + err = -ENODEV; + goto err_return; + } + } + + return 0; + +err_return: + vdev->config->del_vqs(vdev); + return err; +} + +static void virtio_spi_remove(struct virtio_device *vdev) +{ + struct spi_controller *ctrl = dev_get_drvdata(&vdev->dev); + + /* Order: 1.) unregister controller, 2.) remove virtqueue */ + spi_unregister_controller(ctrl); + virtio_spi_del_vq(vdev); +} + +static int virtio_spi_freeze(struct virtio_device *vdev) +{ + struct device *dev = &vdev->dev; + struct spi_controller *ctrl = dev_get_drvdata(dev); + int ret; + + ret = spi_controller_suspend(ctrl); + if (ret) { + dev_warn(dev, "cannot suspend controller (%d)\n", ret); + return ret; + } + + virtio_spi_del_vq(vdev); + return 0; +} + +static int virtio_spi_restore(struct virtio_device *vdev) +{ + struct device *dev = &vdev->dev; + struct spi_controller *ctrl = dev_get_drvdata(dev); + int ret; + + ret = virtio_spi_find_vqs(vdev->priv); + if (ret) { + dev_err(dev, "problem starting vqueue (%d)\n", ret); + return ret; + } + + ret = spi_controller_resume(ctrl); + if (ret) + dev_err(dev, "problem resuming controller (%d)\n", ret); + + return ret; +} + +static struct virtio_device_id virtio_spi_id_table[] = { + { VIRTIO_ID_SPI, VIRTIO_DEV_ANY_ID }, + { 0 }, +}; + +static struct virtio_driver virtio_spi_driver = { + .driver.name = KBUILD_MODNAME, + .driver.owner = THIS_MODULE, + .id_table = virtio_spi_id_table, + .validate = virtio_spi_validate, + .probe = virtio_spi_probe, + .remove = virtio_spi_remove, + .freeze = pm_sleep_ptr(virtio_spi_freeze), + .restore = pm_sleep_ptr(virtio_spi_restore), +}; + +module_virtio_driver(virtio_spi_driver); +MODULE_DEVICE_TABLE(virtio, virtio_spi_id_table); + +MODULE_AUTHOR("OpenSynergy GmbH"); +MODULE_LICENSE("GPL"); +MODULE_DESCRIPTION("Virtio SPI bus driver");