From patchwork Wed Aug 28 20:37:00 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nikunj Kela X-Patchwork-Id: 823672 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4F6651AC885; Wed, 28 Aug 2024 20:43:32 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877813; cv=none; b=pBKJ2sms5SHE4wMVhlMKxqEQhIXs+Wd1VUgmYu39ZSUf5Z3L6CORC3YLWSKAq1oiZ9WHn7wpNXUafDcaOQMKQU330T1LzTyJgVH1g4NDp8DGmKiumN8e0CBHtxW0mYClxIGCSmb2Ib8thOhHvD4b2pxGuEyRYxY/yKodptdwZqs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877813; c=relaxed/simple; bh=RR0SlF4t0cXmOnZb/p/9BQgI/SsircU/oxdtpOMTXeQ=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=GmxxLmqxmd8M5vhqXyeQK9lKwOprrbQPe5XsSDeTL6JwptMzJiJ2OH2RNsd6HryQu3bWtl9Qm878QKB9gtq5NKLBIWxB9yBZKW70605DgSJnUdT3ajhr/lkn2fck51aCYqNSWKB7IRWlOHzTtSQz1YT1PKGERJa0oIlBfMfsZhs= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=G9OFl8bs; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="G9OFl8bs" Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 47SJMbFl011674; Wed, 28 Aug 2024 20:38:00 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= l/v6EBdU1nd/oi5jPhRmzZORk13175y5UGvVV93heb4=; b=G9OFl8bs1/Bb5mo9 CxUVqAHKfcGU/UIPFlPJoFMdyGQtvCuxG0IkS0twHpY5Yas1CtYwM97HFMHmAScU rE8bZBV/PPiW9rBMIaS5bRyQXk4QrVVSHNaFPS2ogFniNR3t2sv0wOJH5erE6FWw oCIxxYqp41ZpLq76EqrehmdMlmRzq4bUhGINenmqCVArsua+jCsvVFtDDX1v2vXq YwxG+ibqmAUbh9q/F0c4U22t5CpOgqNTnlfmUJKlY3nxboM/nWGdV4GxU5Rao2Wo TSxTsbqa9rVfV0/e0jKosfCjgBxhyblwsic1IkFIbWVZjyJGTYkb51aOjEDESn/9 GOVBRw== Received: from nasanppmta03.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 419pv0k2pr-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:00 +0000 (GMT) Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com [10.46.141.250]) by NASANPPMTA03.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 47SKbwMA014092 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:37:58 GMT Received: from hu-nkela-lv.qualcomm.com (10.49.16.6) by nasanex01b.na.qualcomm.com (10.46.141.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Wed, 28 Aug 2024 13:37:55 -0700 From: Nikunj Kela To: , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , , , , , , , , , , , , , , , , , , , , , , Nikunj Kela Subject: [PATCH 01/22] dt-bindings: arm: qcom: add the SoC ID for SA8255P Date: Wed, 28 Aug 2024 13:37:00 -0700 Message-ID: <20240828203721.2751904-2-quic_nkela@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240828203721.2751904-1-quic_nkela@quicinc.com> References: <20240828203721.2751904-1-quic_nkela@quicinc.com> Precedence: bulk X-Mailing-List: linux-i2c@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nalasex01c.na.qualcomm.com (10.47.97.35) To nasanex01b.na.qualcomm.com (10.46.141.250) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: WjCVQhvjndM-WpY62ai6YW6OMKI7zO-Z X-Proofpoint-ORIG-GUID: WjCVQhvjndM-WpY62ai6YW6OMKI7zO-Z X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.28.16 definitions=2024-08-28_08,2024-08-28_01,2024-05-17_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 mlxlogscore=999 bulkscore=0 impostorscore=0 phishscore=0 clxscore=1011 mlxscore=0 spamscore=0 suspectscore=0 malwarescore=0 adultscore=0 priorityscore=1501 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2407110000 definitions=main-2408280149 Add the SoC ID entry for SA8255P. Signed-off-by: Nikunj Kela --- include/dt-bindings/arm/qcom,ids.h | 1 + 1 file changed, 1 insertion(+) diff --git a/include/dt-bindings/arm/qcom,ids.h b/include/dt-bindings/arm/qcom,ids.h index 8332f8d82f96..16f00ecdcc09 100644 --- a/include/dt-bindings/arm/qcom,ids.h +++ b/include/dt-bindings/arm/qcom,ids.h @@ -257,6 +257,7 @@ #define QCOM_ID_QRB2210 524 #define QCOM_ID_SM8475 530 #define QCOM_ID_SM8475P 531 +#define QCOM_ID_SA8255P 532 #define QCOM_ID_SA8775P 534 #define QCOM_ID_QRU1000 539 #define QCOM_ID_SM8475_2 540 From patchwork Wed Aug 28 20:37:01 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nikunj Kela X-Patchwork-Id: 823677 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5647F1AC889; Wed, 28 Aug 2024 20:38:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877517; cv=none; b=LKkDw9NdXJQ3AEZcE4CNLi0aZSOAx4EAefGuQsbeDykwwF6QCKKr/s/UfyZ5iiDgvAhoRqeBxloGKqOqjCYlh+pA2S/ThmcrRV/bfhEEV9Ab6ihN1x+fpP2mgMBl1hl75ct9ANRLe6ghhYa0jeVqTqMagjrgn4VTHYQS/aN5p8E= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877517; c=relaxed/simple; bh=gglkrIcwROIO51A9GM8zjEsp+KKm1BCKlak5iGksQRM=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=oa2oC63IsKqiUzE7/F3UobLySFwy4diq+c18VuQcptljvVl+iY6VPIOvlbz4238kOgGrM8vtbFSwM/8aR4Jbt8UWSd/ClkLNnwxSoBMz/H4qgF4InhXWGVFpYqp4WGZiCthLJa8DRSNuFxAF33HMvGclbSbi3L6zFWwYbxG0Qck= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=Wl8E2JNN; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="Wl8E2JNN" Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 47SJNqQd013777; Wed, 28 Aug 2024 20:38:01 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= l0TDGDtBtIBm+0/DP+sZRIY89S4+hATA0hBSeCznId0=; b=Wl8E2JNNx2/9RfPh 0Tlf2t8soJMkKOKY8WfRbpiUJ1jXTQnUMQFdP7Nd6w3iEYsowLi9F3jaFuroFYEn fC98WSoznEZz5P/UueBSMfUdxKDB6+noqiNR0s5PEL5VGHWWtrUdfHQIBpcOmMVa 1xOxEwdZhlQOlfCHLLLwqEuZhhtSScbo1dx2X9B+1i1G/n3PU49FVhQlR/UO9Xna 7lKNJl+wBIeDerfa+L6+6Pl6qAMB8u3bmtABxubf6KUfavJCv/9gn6OnIl/uGXUw a247yJjjHuDrC709JpSXP8FjwleFtc5CSzZkIJvWHiZluH7hj0ByPdNsoi49Xjq6 er/5eg== Received: from nasanppmta01.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 419pv0k2pt-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:01 +0000 (GMT) Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com [10.46.141.250]) by NASANPPMTA01.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 47SKc0mC004539 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:00 GMT Received: from hu-nkela-lv.qualcomm.com (10.49.16.6) by nasanex01b.na.qualcomm.com (10.46.141.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Wed, 28 Aug 2024 13:37:56 -0700 From: Nikunj Kela To: , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , , , , , , , , , , , , , , , , , , , , , , Nikunj Kela Subject: [PATCH 02/22] soc: qcom: socinfo: add support for SA8255P Date: Wed, 28 Aug 2024 13:37:01 -0700 Message-ID: <20240828203721.2751904-3-quic_nkela@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240828203721.2751904-1-quic_nkela@quicinc.com> References: <20240828203721.2751904-1-quic_nkela@quicinc.com> Precedence: bulk X-Mailing-List: linux-i2c@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nalasex01c.na.qualcomm.com (10.47.97.35) To nasanex01b.na.qualcomm.com (10.46.141.250) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: Z7xRVlGsrwV23c8LTj-ZfydoMfUo3c1d X-Proofpoint-ORIG-GUID: Z7xRVlGsrwV23c8LTj-ZfydoMfUo3c1d X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.28.16 definitions=2024-08-28_08,2024-08-28_01,2024-05-17_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 mlxlogscore=999 bulkscore=0 impostorscore=0 phishscore=0 clxscore=1015 mlxscore=0 spamscore=0 suspectscore=0 malwarescore=0 adultscore=0 priorityscore=1501 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2407110000 definitions=main-2408280149 Add SocInfo support for SA8255P. Signed-off-by: Nikunj Kela --- drivers/soc/qcom/socinfo.c | 1 + 1 file changed, 1 insertion(+) diff --git a/drivers/soc/qcom/socinfo.c b/drivers/soc/qcom/socinfo.c index 24c3971f2ef1..5c3bd59eaa69 100644 --- a/drivers/soc/qcom/socinfo.c +++ b/drivers/soc/qcom/socinfo.c @@ -424,6 +424,7 @@ static const struct soc_id soc_id[] = { { qcom_board_id(QRB2210) }, { qcom_board_id(SM8475) }, { qcom_board_id(SM8475P) }, + { qcom_board_id(SA8255P) }, { qcom_board_id(SA8775P) }, { qcom_board_id(QRU1000) }, { qcom_board_id(SM8475_2) }, From patchwork Wed Aug 28 20:37:02 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nikunj Kela X-Patchwork-Id: 823678 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 24B681B0129; Wed, 28 Aug 2024 20:38:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877516; cv=none; b=pLPCnyTwqVYmHj8xKOtMq1wjRmWaBBZ/l11FLaIQaz4hKdC5ZK/NdJxZqAKOHRrbXyaHA3myys5nodBUpb9DOO/np3CjfdJeDcbGnQ794GkQL5JWOhRHuZvdfl27GLdXaD727kt0HqsDZ4urAYqnp85WI5CD0WS/8zDhGuAzOqg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877516; c=relaxed/simple; bh=1hmgXLuF/YBIKFvICNFvkgB25LaFf//6GMpWEkk/o6A=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=Cx3X4h7kKbwe1k3FBxGivdS3rtgNtslofIWQ4Xeqv9bsrAQoCLIVcpQZvD/pwWIV17qj17GkFl6zqR9b4m8sSMAou+oW7+JoM+oRDhO67ITmBl9DVjpDmeTG0N53FVEhPEJ6+C1pdDx8lMQ9G5yibzQqNXApJN7I0tsuournbug= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=RgN5jktd; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="RgN5jktd" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 47SJM2Ui007615; Wed, 28 Aug 2024 20:38:03 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 1vCQlGFLyDUVKut7bleQkjja+ESgZJvsUODr/IWZAro=; b=RgN5jktdsvyBNkFB ReNp7zINCVnA866wAB4Nq9Na2WfscehQq1CblFnt5UtBOZS6tJpEHaS0s8h2uK5s Nbw5u4QlibBCH5vzyq1Mku0guUKpWIzhzQYbAtBAoU9yo5977suTJvTPqT4h7PvA UIfG0iFZf3bCElYxabSd7ZAFQZNdIY3XLE6oLgYq41uZ+PcHPAUT7u5Ti+OxxQq0 Y5xNtPb6pRkCfR1Ecrg/CkuS9hQX2STvwUMIGNGfPrcRrgR+H3xY+BWfXO5VxTu8 9sEh9fQIhO7lNHBLNYRP8MnSjwgNjlQqAZV/WpTKDG0Ztyu2yHDokdrGycKbAkqp 6Iottw== Received: from nasanppmta05.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 419pv0b0xc-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:03 +0000 (GMT) Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com [10.46.141.250]) by NASANPPMTA05.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 47SKc1La015429 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:01 GMT Received: from hu-nkela-lv.qualcomm.com (10.49.16.6) by nasanex01b.na.qualcomm.com (10.46.141.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Wed, 28 Aug 2024 13:37:56 -0700 From: Nikunj Kela To: , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , , , , , , , , , , , , , , , , , , , , , , Nikunj Kela Subject: [PATCH 03/22] dt-bindings: arm: qcom: add SA8255p Ride board Date: Wed, 28 Aug 2024 13:37:02 -0700 Message-ID: <20240828203721.2751904-4-quic_nkela@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240828203721.2751904-1-quic_nkela@quicinc.com> References: <20240828203721.2751904-1-quic_nkela@quicinc.com> Precedence: bulk X-Mailing-List: linux-i2c@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nalasex01c.na.qualcomm.com (10.47.97.35) To nasanex01b.na.qualcomm.com (10.46.141.250) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: KcrbN36jdsgeUggFeJ4mSR9CCBCNfOkS X-Proofpoint-ORIG-GUID: KcrbN36jdsgeUggFeJ4mSR9CCBCNfOkS X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.28.16 definitions=2024-08-28_08,2024-08-28_01,2024-05-17_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 clxscore=1015 priorityscore=1501 impostorscore=0 suspectscore=0 lowpriorityscore=0 malwarescore=0 spamscore=0 mlxlogscore=999 mlxscore=0 bulkscore=0 phishscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2407110000 definitions=main-2408280149 Document the SA8255p SoC and its reference board: sa8255p-ride. Signed-off-by: Nikunj Kela --- Documentation/devicetree/bindings/arm/qcom.yaml | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/qcom.yaml b/Documentation/devicetree/bindings/arm/qcom.yaml index c0529486810f..d8d12ad073ba 100644 --- a/Documentation/devicetree/bindings/arm/qcom.yaml +++ b/Documentation/devicetree/bindings/arm/qcom.yaml @@ -50,6 +50,7 @@ description: | qrb4210 qru1000 sa8155p + sa8255p sa8540p sa8775p sc7180 @@ -900,6 +901,11 @@ properties: - qcom,sa8155p-adp - const: qcom,sa8155p + - items: + - enum: + - qcom,sa8255p-ride + - const: qcom,sa8255p + - items: - enum: - qcom,sa8295p-adp From patchwork Wed Aug 28 20:37:03 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nikunj Kela X-Patchwork-Id: 823259 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A3CBA1AED3A; Wed, 28 Aug 2024 20:38:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877518; cv=none; b=IVYJMV8BnuXUbu6wXkIyHCztSE4suY2D5TkwcEM5HmLRy8a2ijDw5ISFY0Sn213yDBf0va+aHzjqmAcDg3pyNaBkb3SvJ8bLMtk5Iv25ZGgrzTZ+YxoMvTTejyXUobRycJYDvCcz1xcb8GX6ex5CwUHx5LyuqLmlIsks1Yz4VoA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877518; c=relaxed/simple; bh=QuV6TAUmHTwUmmDJYegqXd6SjCWM4M6u86ZEyXJs3fk=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=NSsJUyWDmHFaBCiZRmr2pM7xlh20DO/rQbCCJ11pF6ZhwJi6QF1sbiZpyk0FGJ8uokNNJ0h2yLz+Cu7RnDNrScdH4ZXOMn9QqyhmGT4HsgQt1N8mOlOz/qjyphl6BZa8MYVfI7Qhw9dQcweC92lBUz1IOqSYqynUYFQLCLy8Waw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=VVvD9CUB; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="VVvD9CUB" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 47SJLuhI023084; Wed, 28 Aug 2024 20:38:03 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= BF223yIp7Vgi/sLR6/aVCzkmVkeNU0X/JoVqxtQSNpQ=; b=VVvD9CUBF2O/4d+N dwQ4EXGvzZfk6UONLnKQsG6+KPoM46vQH1ivlr8hb7RXBGOqvtbQLyE7/VZ1EdTo L+CQxhtlM1cn6b3mwJqnm8GELl5MtyhoKbaCUmhDkpsYaURuX1PN2C1fcNo6ttfo YdaEpvp7eMKKweVLTe26FZku/5cpmwWqCOAgFTN3gRj5tTCDT+qJj7vqSOwoCmld cFC4PXcAwGgGPUzgaXazhX3Xi3oUubE8+Ee4LFRLdN3yWHMhatsmspkTdFA9uk1P nDw/g/XmoavfkFvJB2TdlcafMuX+QIYfCGd8CHxPsEQnfy7xwMRBQ04jHOajV3hW Klt/qg== Received: from nasanppmta01.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 41a612gx83-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:03 +0000 (GMT) Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com [10.46.141.250]) by NASANPPMTA01.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 47SKc1JB004558 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:01 GMT Received: from hu-nkela-lv.qualcomm.com (10.49.16.6) by nasanex01b.na.qualcomm.com (10.46.141.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Wed, 28 Aug 2024 13:37:57 -0700 From: Nikunj Kela To: , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , , , , , , , , , , , , , , , , , , , , , , Nikunj Kela Subject: [PATCH 04/22] dt-bindings: firmware: qcom,scm: document support for SA8255p Date: Wed, 28 Aug 2024 13:37:03 -0700 Message-ID: <20240828203721.2751904-5-quic_nkela@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240828203721.2751904-1-quic_nkela@quicinc.com> References: <20240828203721.2751904-1-quic_nkela@quicinc.com> Precedence: bulk X-Mailing-List: linux-i2c@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nalasex01c.na.qualcomm.com (10.47.97.35) To nasanex01b.na.qualcomm.com (10.46.141.250) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: 7PIgR82Tnn7Jxjolhu4MDaRZSU3058WB X-Proofpoint-ORIG-GUID: 7PIgR82Tnn7Jxjolhu4MDaRZSU3058WB X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.28.16 definitions=2024-08-28_08,2024-08-28_01,2024-05-17_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 malwarescore=0 phishscore=0 spamscore=0 mlxlogscore=999 adultscore=0 impostorscore=0 mlxscore=0 suspectscore=0 bulkscore=0 lowpriorityscore=0 priorityscore=1501 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2407110000 definitions=main-2408280149 Add a compatible for the SA8255p platform's Secure Channel Manager firmware interface. Signed-off-by: Nikunj Kela Reviewed-by: Krzysztof Kozlowski --- Documentation/devicetree/bindings/firmware/qcom,scm.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/firmware/qcom,scm.yaml b/Documentation/devicetree/bindings/firmware/qcom,scm.yaml index 2cc83771d8e7..65057f5c8972 100644 --- a/Documentation/devicetree/bindings/firmware/qcom,scm.yaml +++ b/Documentation/devicetree/bindings/firmware/qcom,scm.yaml @@ -43,6 +43,7 @@ properties: - qcom,scm-msm8998 - qcom,scm-qcm2290 - qcom,scm-qdu1000 + - qcom,scm-sa8255p - qcom,scm-sa8775p - qcom,scm-sc7180 - qcom,scm-sc7280 @@ -204,6 +205,7 @@ allOf: compatible: contains: enum: + - qcom,scm-sa8255p - qcom,scm-sa8775p then: properties: From patchwork Wed Aug 28 20:37:04 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nikunj Kela X-Patchwork-Id: 823260 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 497611B1415; Wed, 28 Aug 2024 20:38:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877518; cv=none; b=Y8boky5AUCS1jvhvIliPfwm4cBcNIu5PuccAvJg9s7iYfgLcZJshPNUuZEGeMIYDBR2kUyWexpB8rrcFfI/eGuDa6ay6Ip/WpdZmLAIA7/ZFEsxEXeSRiTVITdFN+xjA2dExaVIh9cXH5b4ryCC32e3lWDdYMB93ZOUnOhLIPIM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877518; c=relaxed/simple; bh=57TFlPCLyLtoKaA/8dRbE0/JWYy3IxYI4SajCYgiASQ=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=ZzyGZ0PspSNhCWiMoa4Oui9ZCKJ/UZihMIhiVHlvR4FoG0ESNkzo4mee9dtQiM4MJbnD7UbZXBPyTP+fteXivTBZ9Pi43+EjnAzBaLfXypL/+3zav9lmQTSimGGhQEOplfzTSmskW2aDiQGvVwbfQsFh437iwD5H2yyn+chCBAk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=XiHAvRXX; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="XiHAvRXX" Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 47SJMBDg010668; Wed, 28 Aug 2024 20:38:04 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= jZavDW8fg11NUMqq3WaDaXSe+n/yovNTknUtz86EX+E=; b=XiHAvRXXsjxrODN3 aakIzA5tZkjTkLt12lqNLUILd3USx5x6POcIp5yjNTyPSEsO4CVOLC5gYh5bINoZ QXZc+/NWEeP0LGONmZ8KRFofSuc6RmkBrpe+IcZHYOg9jMfyzcriVO9NVFpj7kg0 /qdNPW3k3S2lQPrFGCJjcUtT5mQ6hRYwPItnAhe+8g7Fl2Z1u4FzcyQsUWqfbIuL ad6Pe5hWOd9v+56NxWkNoYgPs58Ezk2+juTJg7IGQhDI20c1VArHv9MXaYBAFmH+ pXBRrwR80b5wBvFrW6Bbf7t1wprk7yla85P35zI0OsohzZeCVLgqLrwEnGIIgVdc YmglYw== Received: from nasanppmta01.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 419pv0k2px-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:04 +0000 (GMT) Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com [10.46.141.250]) by NASANPPMTA01.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 47SKc2nZ004579 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:02 GMT Received: from hu-nkela-lv.qualcomm.com (10.49.16.6) by nasanex01b.na.qualcomm.com (10.46.141.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Wed, 28 Aug 2024 13:37:58 -0700 From: Nikunj Kela To: , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , , , , , , , , , , , , , , , , , , , , , , Nikunj Kela Subject: [PATCH 05/22] dt-bindings: mailbox: qcom-ipcc: document the support for SA8255p Date: Wed, 28 Aug 2024 13:37:04 -0700 Message-ID: <20240828203721.2751904-6-quic_nkela@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240828203721.2751904-1-quic_nkela@quicinc.com> References: <20240828203721.2751904-1-quic_nkela@quicinc.com> Precedence: bulk X-Mailing-List: linux-i2c@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nalasex01c.na.qualcomm.com (10.47.97.35) To nasanex01b.na.qualcomm.com (10.46.141.250) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: H3kret-9XVB_Db9GxtOi-e_BT7r9y4vJ X-Proofpoint-ORIG-GUID: H3kret-9XVB_Db9GxtOi-e_BT7r9y4vJ X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.28.16 definitions=2024-08-28_08,2024-08-28_01,2024-05-17_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 mlxlogscore=999 bulkscore=0 impostorscore=0 phishscore=0 clxscore=1015 mlxscore=0 spamscore=0 suspectscore=0 malwarescore=0 adultscore=0 priorityscore=1501 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2407110000 definitions=main-2408280149 Add a compatible for the ipcc on SA8255p platforms. Signed-off-by: Nikunj Kela --- Documentation/devicetree/bindings/mailbox/qcom-ipcc.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/mailbox/qcom-ipcc.yaml b/Documentation/devicetree/bindings/mailbox/qcom-ipcc.yaml index 05e4e1d51713..bc108b8db9f4 100644 --- a/Documentation/devicetree/bindings/mailbox/qcom-ipcc.yaml +++ b/Documentation/devicetree/bindings/mailbox/qcom-ipcc.yaml @@ -25,6 +25,7 @@ properties: items: - enum: - qcom,qdu1000-ipcc + - qcom,sa8255p-ipcc - qcom,sa8775p-ipcc - qcom,sc7280-ipcc - qcom,sc8280xp-ipcc From patchwork Wed Aug 28 20:37:05 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nikunj Kela X-Patchwork-Id: 823682 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 853CE1AC8B2; Wed, 28 Aug 2024 20:38:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877508; cv=none; b=XwpsfFd1tqzIxm7ucfuKRyUJT/yMfO/kkO5MH185uVMxTco1U0jreJTZfWcMoZrMrLCMImTkfDucz2/U4RuxTEPEnn8hHQ6veznlA4T5dTBCNi+W23KTKl0pp5sPmHCMLbMNDAGVx1XpQX2YNwaps1qXc1c9MM/ceHjMgl0ilkM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877508; c=relaxed/simple; bh=M+daQL7gE+R6zSzCmv7cAXBZrTWgqOUJB+CVt8jeJA4=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=sVXR+NketjTvUsRFCaqsGX3rZGHYlx2i7JV2CUtiGWSvou9/3c5oVhSR6jbtpmLKRBcmcikFx/95YkzWG03bJITM/rJBqxuwAh0FQfoe5oiGU6LqfnWD1MZkosZSL/VTRfsajt2KR+qEkShVpFSBjlYkBD2Ljj2+O46KL2iGMfA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=nLXSZuFU; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="nLXSZuFU" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 47SJMLTl026218; Wed, 28 Aug 2024 20:38:05 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 7viP3XZ2rO2LIKhJIh/HLaIIw+hpC7836tUaEq4n8Zc=; b=nLXSZuFU5AQPBwo5 Q5oNFXD6m7xtxabOZCPLXhU/piiIlSKcGqhXjDCgmlSTA1iNqWsCgxIVyhIdAQE/ AT/pMfyISq1iY9sag50QVQxO3b8RrUM/FSLao8VSJ0BZVL1ocA614WXTN1jjJSHM WgMlESsZCvm78YbcW1uuu0QK3UXKEBGreze7DlDp35kPVlgVNYI3hUGTSqjXq+Yz iThDN0WnSjmtVTZ5xuLkDX5mw6zxhfLkRWJi1Hwdwsmm1blLE+2Fz1daaPsD1pbf Z0r6EdsW9iOn1FBmkalbjSqtV7OuQ/jkvWrZwYFq6eAdf3XckeFWT7VXoWCIUEW4 sNAV7g== Received: from nasanppmta05.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 41a612gx85-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:04 +0000 (GMT) Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com [10.46.141.250]) by NASANPPMTA05.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 47SKc3Pe015487 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:03 GMT Received: from hu-nkela-lv.qualcomm.com (10.49.16.6) by nasanex01b.na.qualcomm.com (10.46.141.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Wed, 28 Aug 2024 13:37:59 -0700 From: Nikunj Kela To: , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , , , , , , , , , , , , , , , , , , , , , , Nikunj Kela Subject: [PATCH 06/22] dt-bindings: watchdog: qcom-wdt: document support on SA8255p Date: Wed, 28 Aug 2024 13:37:05 -0700 Message-ID: <20240828203721.2751904-7-quic_nkela@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240828203721.2751904-1-quic_nkela@quicinc.com> References: <20240828203721.2751904-1-quic_nkela@quicinc.com> Precedence: bulk X-Mailing-List: linux-i2c@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nalasex01c.na.qualcomm.com (10.47.97.35) To nasanex01b.na.qualcomm.com (10.46.141.250) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: Yq_02RE4HEwsRN-C-HSz0LT2hrE8lAjA X-Proofpoint-ORIG-GUID: Yq_02RE4HEwsRN-C-HSz0LT2hrE8lAjA X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.28.16 definitions=2024-08-28_08,2024-08-28_01,2024-05-17_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 malwarescore=0 phishscore=0 spamscore=0 mlxlogscore=999 adultscore=0 impostorscore=0 mlxscore=0 suspectscore=0 bulkscore=0 lowpriorityscore=0 priorityscore=1501 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2407110000 definitions=main-2408280149 Add a compatible for the SA8255p platform's KPSS watchdog. Signed-off-by: Nikunj Kela --- Documentation/devicetree/bindings/watchdog/qcom-wdt.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/watchdog/qcom-wdt.yaml b/Documentation/devicetree/bindings/watchdog/qcom-wdt.yaml index 47587971fb0b..932393f8c649 100644 --- a/Documentation/devicetree/bindings/watchdog/qcom-wdt.yaml +++ b/Documentation/devicetree/bindings/watchdog/qcom-wdt.yaml @@ -26,6 +26,7 @@ properties: - qcom,apss-wdt-msm8994 - qcom,apss-wdt-qcm2290 - qcom,apss-wdt-qcs404 + - qcom,apss-wdt-sa8255p - qcom,apss-wdt-sa8775p - qcom,apss-wdt-sc7180 - qcom,apss-wdt-sc7280 From patchwork Wed Aug 28 20:37:06 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nikunj Kela X-Patchwork-Id: 823676 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4994F1B1416; Wed, 28 Aug 2024 20:38:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877518; cv=none; b=E6xZpVvC1RzGdQ5lmrjNPSInyBkMmV0k0opGEkOCO8V/YXQcV7L9RdtRASGIDQ6RrmwND0pYBL+vcZAanGtetUiPqKaNOE0b54WnRco1UYMqAhY5RuDrYCB3rWxVfg0fKUshkZDbagO9fT1bEHLhwwvj7k3IUCzZEXi/+xpP2VM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877518; c=relaxed/simple; bh=z1eCBL8amlHVa3qRCYl6nDZ0qIYjB7P8iLmr/0rXiMo=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=Ia8/mML0RmK3JG+q4PjMxLeWw8t9KcQOCOopCGrk8niCBBJ0V23Z1B9SVnSdgXUF03aHIUBP4yRPc5l8Oa5UqcgRUoUVgztOYE/7zSrwvvylS7i4evIU4DcZu478THzacOw7yxJt7DvpLMsauxbyAPLuVZWafNSnb65BimRTx1Y= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=MFB3GV1Y; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="MFB3GV1Y" Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 47SJM3Vp022580; Wed, 28 Aug 2024 20:38:06 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= qp8xp43FNQk+HVjhJZwN1Rolf/PCgnRs3Iuzs1VsKEI=; b=MFB3GV1YEdhEz5G9 HPDE2FUpD8oZGheKm2uQgtmydQFxKBkUjIbvOfP7iNqrdSdFPKHixH1d4v/4uYHV S8v4bsTFCJqp2vtYmi4wFBdWDiHQG0tRrahOp8j1TRSAASz2iP0LmXLZrMWUZuT6 tQ8V/Jq3krQRdJhRII4EMQCnnBL/8L/dhuZs3+BBZX8qZurPOVeRu1Oq8CN74SHk pL5tC2v0qA4p5g3jZereqo+kVtiRbogFeV75ii+Blw0l4t9O8aLS9XrJVS2drOPe Kvsr3Gp9nTRzGYt2R10yKmw2iQWKmriukCRKB+2eikTwq2/60H4db2X50M4kwMdE 54XZ1Q== Received: from nasanppmta01.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 419puuk278-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:06 +0000 (GMT) Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com [10.46.141.250]) by NASANPPMTA01.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 47SKc45l004609 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:04 GMT Received: from hu-nkela-lv.qualcomm.com (10.49.16.6) by nasanex01b.na.qualcomm.com (10.46.141.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Wed, 28 Aug 2024 13:38:00 -0700 From: Nikunj Kela To: , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , , , , , , , , , , , , , , , , , , , , , , Nikunj Kela Subject: [PATCH 07/22] dt-bindings: crypto: qcom,prng: document support for SA8255p Date: Wed, 28 Aug 2024 13:37:06 -0700 Message-ID: <20240828203721.2751904-8-quic_nkela@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240828203721.2751904-1-quic_nkela@quicinc.com> References: <20240828203721.2751904-1-quic_nkela@quicinc.com> Precedence: bulk X-Mailing-List: linux-i2c@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nalasex01c.na.qualcomm.com (10.47.97.35) To nasanex01b.na.qualcomm.com (10.46.141.250) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: EhU0rJMN_npaQxPH8VC0xvDHYLXtrkSl X-Proofpoint-GUID: EhU0rJMN_npaQxPH8VC0xvDHYLXtrkSl X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.28.16 definitions=2024-08-28_08,2024-08-28_01,2024-05-17_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 malwarescore=0 clxscore=1015 impostorscore=0 phishscore=0 adultscore=0 bulkscore=0 suspectscore=0 lowpriorityscore=0 spamscore=0 mlxlogscore=999 mlxscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2407110000 definitions=main-2408280149 Document SA8255p compatible for the True Random Number Generator. Signed-off-by: Nikunj Kela --- Documentation/devicetree/bindings/crypto/qcom,prng.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/crypto/qcom,prng.yaml b/Documentation/devicetree/bindings/crypto/qcom,prng.yaml index 89c88004b41b..048b769a73c0 100644 --- a/Documentation/devicetree/bindings/crypto/qcom,prng.yaml +++ b/Documentation/devicetree/bindings/crypto/qcom,prng.yaml @@ -17,6 +17,7 @@ properties: - qcom,prng-ee # 8996 and later using EE - items: - enum: + - qcom,sa8255p-trng - qcom,sa8775p-trng - qcom,sc7280-trng - qcom,sm8450-trng From patchwork Wed Aug 28 20:37:07 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nikunj Kela X-Patchwork-Id: 823266 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 36B3C1AC8AF; Wed, 28 Aug 2024 20:38:26 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877507; cv=none; b=uDB8UcAT2sCZcA4cptKPiMikfEhl031bbgV5TqkfCi4qhBCifQJV+8m//L5TvN7HmImgup8E+gxzoQsaA2AMIglhM6dCW6OlygJGt8gOq1HRk3F+tir4qPuIbdGHUpZd6b9qkbt6Wrk2MQj6yYNvjK0bgvPVPuKvrHgNRbxhNUk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877507; c=relaxed/simple; bh=PR/yqIeDq2s4bEerhWIU5xq91nyFyNdwkLcrmDFOQXs=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=P4QPgiXlxorrwk95G4mQQWcCe8towfptCV7p6hAg0O0TDZbASTtyNbOGmWPQGV/dK/n8iF0sDQ+qr6fZqE+31W6AfqYWUzYuGKWCPnFVvYcwlrki10PMooN7gYnGUwVgEiuO1gPbflTfORKI8C7F1tdPRmNbZQraRk+dzr5siuc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=XVNQEQav; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="XVNQEQav" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 47SJMNdI020447; Wed, 28 Aug 2024 20:38:06 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 1eEsDJC4vA/sPww7cFGbcq/0B0RZK3SSqmkqLecN6+Y=; b=XVNQEQavOgNWfp4z mcE8D+5kAK3ZYADXjLSfKnnTsyzTHQwGCiOZ6S7c1bOVdRaG3Z5R9YrHxvqc1199 4ikY1rlN+PuOoMlcUJieirpa2Lho4sbKKjMEeN33YlcCpIArqZZJoDA/wqUoh8Ck dsvitI6nGBNy3afLB0e8PFfP0XBTjTn1G6VCt4FhCOlaw0qso/ikP096W1f6R88+ 0s1K/dQNW7xiJ/HoxFwiM1FfOvc10INPBZvXfDXIdZ3enuh5PFuy6tFKtYAkAWrd izjbcpUQhR0K35mzEC8UbGC6BNJ/Kc0NhggOI/tYxIH/1td+zBfA8vpAbK0u2/hb sacqdA== Received: from nasanppmta02.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 419q2xu0pr-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:06 +0000 (GMT) Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com [10.46.141.250]) by NASANPPMTA02.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 47SKc4ob014767 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:05 GMT Received: from hu-nkela-lv.qualcomm.com (10.49.16.6) by nasanex01b.na.qualcomm.com (10.46.141.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Wed, 28 Aug 2024 13:38:01 -0700 From: Nikunj Kela To: , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , , , , , , , , , , , , , , , , , , , , , , Nikunj Kela Subject: [PATCH 08/22] dt-bindings: interrupt-controller: qcom-pdc: document support for SA8255p Date: Wed, 28 Aug 2024 13:37:07 -0700 Message-ID: <20240828203721.2751904-9-quic_nkela@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240828203721.2751904-1-quic_nkela@quicinc.com> References: <20240828203721.2751904-1-quic_nkela@quicinc.com> Precedence: bulk X-Mailing-List: linux-i2c@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nalasex01c.na.qualcomm.com (10.47.97.35) To nasanex01b.na.qualcomm.com (10.46.141.250) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: QHEai6MF07Ea4G1YJNZrQYM_GT-azOPj X-Proofpoint-GUID: QHEai6MF07Ea4G1YJNZrQYM_GT-azOPj X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.28.16 definitions=2024-08-28_08,2024-08-28_01,2024-05-17_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 mlxscore=0 clxscore=1015 priorityscore=1501 lowpriorityscore=0 spamscore=0 impostorscore=0 mlxlogscore=999 phishscore=0 adultscore=0 bulkscore=0 malwarescore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2407110000 definitions=main-2408280149 Add compatible for pdc interrupt controller representing support on SA8255p. Signed-off-by: Nikunj Kela --- .../devicetree/bindings/interrupt-controller/qcom,pdc.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.yaml b/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.yaml index 985fa10abb99..b1ea08a41bb0 100644 --- a/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.yaml +++ b/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc.yaml @@ -27,6 +27,7 @@ properties: items: - enum: - qcom,qdu1000-pdc + - qcom,sa8255p-pdc - qcom,sa8775p-pdc - qcom,sc7180-pdc - qcom,sc7280-pdc From patchwork Wed Aug 28 20:37:08 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nikunj Kela X-Patchwork-Id: 823265 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3E80D1AD3F6; Wed, 28 Aug 2024 20:38:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877509; cv=none; b=ENr7flsWfdiaXl+BLgMSt92me+NbovyoEy77CPHbovW3890IMTgveDzNcUTaSTmFLFHUhy6g25hlHsY9F9ZOm5MUSgYK7WVilkc8Eo75I+H8EcIRE38iLlnRL3/kg2OgtebXmQTEho9xv6wng4FSIPS8stNn6iQmy2HSIOoKgGY= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877509; c=relaxed/simple; bh=XNcUcB1ixbejfM9h8lBM4RKslPFX+NWF9zZaCLj1A8k=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=WM9VNke46i+coIqMEyujfeFPUODsyV0GDCm3p87Bjk+/Xj3HqNu/A6BrmGolMR2SkBpN8FFUvj1CZUEXybjhy/WCco7NQC8ecL+rw8dKPPmSCK37iHxtn4X6Ux67IzAwNPCvZWbrJSZSftJ6yo7YErJFFjsOShKElSEciXpTrZI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=ARoW2HNK; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="ARoW2HNK" Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 47SJMQMP024268; Wed, 28 Aug 2024 20:38:08 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= itSRfBevvSCvMgMm7DbDm0v4eWADSRFNjVgieE+phXY=; b=ARoW2HNKZcWc0PHY +1hV7k5T4K1FiPcNvcJlafpKYF3SEbab3xZiwkNa1F+kHTFEYHUJa7wp/pbNRfHn gm7sf4i1dUdCO+kTNBe2S7VI3c/YxcaqVCPU0LaqpTehm8uCWChbBSM2B+yxs0Ba RgmR5O5ztM+YcdPB5RQOf+z9D07di8maMqtcSgkzqcVEnRqrhMRVhKzw3n/Iq4fd CdqmneL/qxz8JqMP/PMtYTp8z4bnY0lC+m93lk+pmMsH3OxVPahHbVkBygflsC5X n1rRtH+75Kr0Xtw1Cnsv/1Sf5I5ub/91Uj6y+u3y2YgPUeznFfCadhxJJxN4flO+ nAcbGw== Received: from nasanppmta01.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 419puuk279-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:07 +0000 (GMT) Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com [10.46.141.250]) by NASANPPMTA01.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 47SKc6wE004630 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:06 GMT Received: from hu-nkela-lv.qualcomm.com (10.49.16.6) by nasanex01b.na.qualcomm.com (10.46.141.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Wed, 28 Aug 2024 13:38:02 -0700 From: Nikunj Kela To: , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , , , , , , , , , , , , , , , , , , , , , , Nikunj Kela Subject: [PATCH 09/22] dt-bindings: soc: qcom: aoss-qmp: document support for SA8255p Date: Wed, 28 Aug 2024 13:37:08 -0700 Message-ID: <20240828203721.2751904-10-quic_nkela@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240828203721.2751904-1-quic_nkela@quicinc.com> References: <20240828203721.2751904-1-quic_nkela@quicinc.com> Precedence: bulk X-Mailing-List: linux-i2c@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nalasex01c.na.qualcomm.com (10.47.97.35) To nasanex01b.na.qualcomm.com (10.46.141.250) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: tL1smLsJN2AMO9bZsrmIi916U-3doqAx X-Proofpoint-GUID: tL1smLsJN2AMO9bZsrmIi916U-3doqAx X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.28.16 definitions=2024-08-28_08,2024-08-28_01,2024-05-17_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 malwarescore=0 clxscore=1015 impostorscore=0 phishscore=0 adultscore=0 bulkscore=0 suspectscore=0 lowpriorityscore=0 spamscore=0 mlxlogscore=999 mlxscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2407110000 definitions=main-2408280149 Add compatible for AOSS QMP representing support on SA8255p. Signed-off-by: Nikunj Kela Reviewed-by: Krzysztof Kozlowski --- Documentation/devicetree/bindings/soc/qcom/qcom,aoss-qmp.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/soc/qcom/qcom,aoss-qmp.yaml b/Documentation/devicetree/bindings/soc/qcom/qcom,aoss-qmp.yaml index 7afdb60edb22..bd873e7e4ae5 100644 --- a/Documentation/devicetree/bindings/soc/qcom/qcom,aoss-qmp.yaml +++ b/Documentation/devicetree/bindings/soc/qcom/qcom,aoss-qmp.yaml @@ -26,6 +26,7 @@ properties: items: - enum: - qcom,qdu1000-aoss-qmp + - qcom,sa8255p-aoss-qmp - qcom,sa8775p-aoss-qmp - qcom,sc7180-aoss-qmp - qcom,sc7280-aoss-qmp From patchwork Wed Aug 28 20:37:09 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nikunj Kela X-Patchwork-Id: 823673 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B21311B78E9; Wed, 28 Aug 2024 20:38:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877532; cv=none; b=YKjl1vMzl6gJv0KmOlQGFLcdKZlYGdWSY3KYLnowqH5KUP/sMXXC1822/N3Ek3i2KNz3YS85YFJ8eSDcKx7ZQ2pCthrw+exfZQ2KimG94KUYsFHeXRFizCOeXym+hUP33c10dNEs3KqjycbLn1P8mXNl0o/zLt+nOy+ZANJeWf4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877532; c=relaxed/simple; bh=tR3oFeK+MRScvoo6q/RXi9/a/5uo9KhPGN8a307ZOBk=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=fjzp4OdPCJErKOnPAtonT3kIXjNfquFNbwUx+tJ2c23nZVYVxlNhJijyRe/5/jyaEZG2Vr7jQjPNfO1rLhTAMXOB+6R72kGRvLPxzuzSsQJAozMfQG+jVpnH+fKfP4pkNX0uVPwashfM6DylRcJ2N/N/jWzyFg3SvvS+V5eScIQ= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=j4bRYfPe; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="j4bRYfPe" Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 47SJMNeR013613; Wed, 28 Aug 2024 20:38:09 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= VrUrfvvTbkR8lpQLzQjX8IiQmvFPW2U7aDaTXDtPm1I=; b=j4bRYfPeeP3LbkDU iH2BKcArOHE+LbNOUwl1C4ym7+RO2K2rjGGHtm2vpTe3BVkEZZA+2z3yFh8pCv97 PndLrMDWlzEUBvV83UAGWjC19qDJbn3+WfvW5lwg8AqIgItsz8J6oGvaGDNMIb71 D8s/Dprut/ECUvpU25t8rdybeTCHrgduL4autsZzv1q8uo8jrKaDbuKzYHPb/WxC 8zvFZAR0RB9Q5ume9fF4qVM30xvr2zidJflM0Nx6PNxspI45kVEFaezFloTqAH+j TpbTYxyuh6L70vGTX4rl3ZaTKZbBvI+k2y8g/jxwcapnwwsDHkvwmvOzCufYwwsJ 6O7ACw== Received: from nasanppmta04.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 419px5k09e-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:08 +0000 (GMT) Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com [10.46.141.250]) by NASANPPMTA04.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 47SKc7Hh025856 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:07 GMT Received: from hu-nkela-lv.qualcomm.com (10.49.16.6) by nasanex01b.na.qualcomm.com (10.46.141.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Wed, 28 Aug 2024 13:38:03 -0700 From: Nikunj Kela To: , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , , , , , , , , , , , , , , , , , , , , , , Nikunj Kela Subject: [PATCH 10/22] dt-bindings: pinctrl: document support for SA8255p Date: Wed, 28 Aug 2024 13:37:09 -0700 Message-ID: <20240828203721.2751904-11-quic_nkela@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240828203721.2751904-1-quic_nkela@quicinc.com> References: <20240828203721.2751904-1-quic_nkela@quicinc.com> Precedence: bulk X-Mailing-List: linux-i2c@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nalasex01c.na.qualcomm.com (10.47.97.35) To nasanex01b.na.qualcomm.com (10.46.141.250) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: pJXZs3ggEU0Rq8p2NWHSt2-rJSrrnBBS X-Proofpoint-GUID: pJXZs3ggEU0Rq8p2NWHSt2-rJSrrnBBS X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.28.16 definitions=2024-08-28_08,2024-08-28_01,2024-05-17_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 clxscore=1015 adultscore=0 suspectscore=0 lowpriorityscore=0 mlxlogscore=999 spamscore=0 priorityscore=1501 bulkscore=0 mlxscore=0 malwarescore=0 impostorscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2407110000 definitions=main-2408280149 Add compatible for pincontrol representing support on SA8255p. SA8255p uses the same TLMM block as SA8775p however the ownership of pins are split between Firmware VM and Linux VM on SA8255p. For example, pins used by UART are owned and configured by Firmware VM while pins used by ethernet are owned and configured by Linux VM. Therefore, adding a sa8255p specific compatible to mark the difference. Signed-off-by: Nikunj Kela --- .../devicetree/bindings/pinctrl/qcom,sa8775p-tlmm.yaml | 4 +++- 1 file changed, 3 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,sa8775p-tlmm.yaml b/Documentation/devicetree/bindings/pinctrl/qcom,sa8775p-tlmm.yaml index e9abbf2c0689..0d712153f9d7 100644 --- a/Documentation/devicetree/bindings/pinctrl/qcom,sa8775p-tlmm.yaml +++ b/Documentation/devicetree/bindings/pinctrl/qcom,sa8775p-tlmm.yaml @@ -17,7 +17,9 @@ allOf: properties: compatible: - const: qcom,sa8775p-tlmm + enum: + - qcom,sa8255p-tlmm + - qcom,sa8775p-tlmm reg: maxItems: 1 From patchwork Wed Aug 28 20:37:10 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nikunj Kela X-Patchwork-Id: 823264 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C0E9F1AD9C2; Wed, 28 Aug 2024 20:38:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877511; cv=none; b=rN9EH+YaywPxZHCqv45mxiEKHZs9jeM1OBj83fZ2QPEfNueLQQxA7ZbYdAiKCJHUtwhItI1+qQO0U5UlP6YA5g2EdVOEKoDR67+favHuP9sUuTi8L2ZS4kYonz19xTNkBN+39OnD3CHnYD1rfuDhEO9aOqmw99eILbWU5+bh418= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877511; c=relaxed/simple; bh=2w7gqqoJLMsXpKxHp4+0+l0WFcqfRiJ0jjk+iSw7GI0=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=FH6VzHMmLQd5bfN0MXsr3JWCPzHkPEm1C4LbCsGesaUoOpz7nnNX1oaZMsGOpnQc1TljxUYOS0TVy+6YEEu++RBySWZ5+GbiM9PQhN2yu/WBTVT2Qlin4J45vX/ES+WjAGuwy91BKxTTuGNWb8iwtqqHxNJwsk9eVeBDCB/919I= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=OLZ9jTK9; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="OLZ9jTK9" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 47SJMxZO009937; Wed, 28 Aug 2024 20:38:09 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= oItQm6k9uqEB+dl55eigq6bS3o0+tRH5BzwYY23drc4=; b=OLZ9jTK915DrV4aV ldfAjh91uuai6vqsk5uUk5vJ3NnFxp2UezVu8s5myaj3UYhl/7WUACchzDAKJVwO 89/EtbWUppoqAU/Jb/yAGw8MzQealE1M1zEma7eVvEu8nN0HVd/nPaNOik+0w8Hz gb1u8H7yGIAA/c6F0tp0vchVD5Nu1Gn1txH0ZHe/AyWlG3EC9GBrhERYj7mHRltg f3tzlSNn5Wj1Zq/rfxqO3RINXm1dsOlq/eqRnq1Sk/UJDn6eLAF1usCuKxR2M307 IyV3td7LUBmnjW7bZmxZ3/19cktIORPcsmZBNCI3i9fkLLU3+WVatRmDtDi14Gb3 HNlOwQ== Received: from nasanppmta04.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 419pv0b0xq-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:09 +0000 (GMT) Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com [10.46.141.250]) by NASANPPMTA04.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 47SKc8oC025864 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:08 GMT Received: from hu-nkela-lv.qualcomm.com (10.49.16.6) by nasanex01b.na.qualcomm.com (10.46.141.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Wed, 28 Aug 2024 13:38:04 -0700 From: Nikunj Kela To: , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , , , , , , , , , , , , , , , , , , , , , , Nikunj Kela Subject: [PATCH 11/22] pinctrl: qcom: sa8775p: Add support for SA8255p SoC Date: Wed, 28 Aug 2024 13:37:10 -0700 Message-ID: <20240828203721.2751904-12-quic_nkela@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240828203721.2751904-1-quic_nkela@quicinc.com> References: <20240828203721.2751904-1-quic_nkela@quicinc.com> Precedence: bulk X-Mailing-List: linux-i2c@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nalasex01c.na.qualcomm.com (10.47.97.35) To nasanex01b.na.qualcomm.com (10.46.141.250) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: GnoFxWgNFrx-Sw0LQkUHqDcxNyYi0nKX X-Proofpoint-ORIG-GUID: GnoFxWgNFrx-Sw0LQkUHqDcxNyYi0nKX X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.28.16 definitions=2024-08-28_08,2024-08-28_01,2024-05-17_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 clxscore=1015 priorityscore=1501 impostorscore=0 suspectscore=0 lowpriorityscore=0 malwarescore=0 spamscore=0 mlxlogscore=999 mlxscore=0 bulkscore=0 phishscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2407110000 definitions=main-2408280149 SA8255p platform uses the same TLMM block as used in SA8775p, though the pins are split between Firmware VM and Linux VM. let's add SA8255p specific compatible. Signed-off-by: Nikunj Kela --- drivers/pinctrl/qcom/pinctrl-sa8775p.c | 1 + 1 file changed, 1 insertion(+) diff --git a/drivers/pinctrl/qcom/pinctrl-sa8775p.c b/drivers/pinctrl/qcom/pinctrl-sa8775p.c index 5459c0c681a2..9a48abdf9b71 100644 --- a/drivers/pinctrl/qcom/pinctrl-sa8775p.c +++ b/drivers/pinctrl/qcom/pinctrl-sa8775p.c @@ -1519,6 +1519,7 @@ static int sa8775p_pinctrl_probe(struct platform_device *pdev) } static const struct of_device_id sa8775p_pinctrl_of_match[] = { + { .compatible = "qcom,sa8255p-tlmm", }, { .compatible = "qcom,sa8775p-tlmm", }, { }, }; From patchwork Wed Aug 28 20:37:11 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nikunj Kela X-Patchwork-Id: 823681 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 40C521AD41A; Wed, 28 Aug 2024 20:38:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877511; cv=none; b=uEZcN0BomeZX+67V31wdMU754VKz0Gjyq6kGTvNHcuN6wgBs7JrrYPWQosUDn1mjbBRZrFlhKuyDPmPArnOjQqvPQHvM7XbJ85lkO/nU9hJGVdyvhnoE4q8CWwpzUmpYcyE3rtVYk1mLJ9oizjaptkL1LztPDwimRHDdCXwx7b0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877511; c=relaxed/simple; bh=ttWQNWlPNwwhTbhuMe6R7NFFpSUNbrbp9E1WpJTLnDw=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=Rxe+YYy2TBrEVA44bDOSrJ2f3RrBAj7UKqWA2i5shGadrlHjL8T7XPq98hcInQFLSgayhhrKHs0460TV2dg6kHyYCDYwgiJ7rZS1cbZIHcA1zNJdVIMPlpRv+3hihv5bU9Zhr6J/uO7l4tpjKMWAadqPGiIInS5ubKKDrQP4bYI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=D6mTCiVn; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="D6mTCiVn" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 47SJM6sh032635; Wed, 28 Aug 2024 20:38:10 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= Edx880pBbGSKnkmjwyBzhxNrip/5rJCNoibHq+nh7uA=; b=D6mTCiVnUnRmmCOx sALj4cEAPT4gkbX87IjGGJCKQMevk+B88PNNwegB4entvJmEtqqkN30MXs36WFLX p5szJUpaQ+Md9blTQFUoybFhuy9SdLVrA4DPBzLofHonFo5bgzMfDtWrpD4urXc/ BQ6bqxF/e/XwcoKZFpfZJL0xtoG3/Ncnn788E/7XAvi6hXrWJurEtweeyu8CTHTT GCnk9gO9agxvUGB2czrDQ20LYh6GQ4ASOEutt0oQe0o445zmBhxQlI8cp4ARv0z5 X8JHLhsRx8QraXqiQzJdv2By10IlRy7LByE0SvHf3EapcyV5iAQC+teRw1ZbF253 I1IxNg== Received: from nasanppmta01.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 419puw32br-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:10 +0000 (GMT) Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com [10.46.141.250]) by NASANPPMTA01.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 47SKc8oR004660 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:08 GMT Received: from hu-nkela-lv.qualcomm.com (10.49.16.6) by nasanex01b.na.qualcomm.com (10.46.141.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Wed, 28 Aug 2024 13:38:05 -0700 From: Nikunj Kela To: , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , , , , , , , , , , , , , , , , , , , , , , Nikunj Kela Subject: [PATCH 12/22] dt-bindings: cpufreq: qcom-hw: document support for SA8255p Date: Wed, 28 Aug 2024 13:37:11 -0700 Message-ID: <20240828203721.2751904-13-quic_nkela@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240828203721.2751904-1-quic_nkela@quicinc.com> References: <20240828203721.2751904-1-quic_nkela@quicinc.com> Precedence: bulk X-Mailing-List: linux-i2c@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nalasex01c.na.qualcomm.com (10.47.97.35) To nasanex01b.na.qualcomm.com (10.46.141.250) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: jWVf9ueP8n_sIB9m4jtZTypbLhFzFXKx X-Proofpoint-GUID: jWVf9ueP8n_sIB9m4jtZTypbLhFzFXKx X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.28.16 definitions=2024-08-28_08,2024-08-28_01,2024-05-17_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 priorityscore=1501 malwarescore=0 bulkscore=0 mlxscore=0 lowpriorityscore=0 phishscore=0 mlxlogscore=999 suspectscore=0 adultscore=0 spamscore=0 impostorscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2407110000 definitions=main-2408280149 Add compatible for the cpufreq engine representing support on SA8255p. Signed-off-by: Nikunj Kela --- Documentation/devicetree/bindings/cpufreq/cpufreq-qcom-hw.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/cpufreq/cpufreq-qcom-hw.yaml b/Documentation/devicetree/bindings/cpufreq/cpufreq-qcom-hw.yaml index 1e9797f96410..71f6168f6d48 100644 --- a/Documentation/devicetree/bindings/cpufreq/cpufreq-qcom-hw.yaml +++ b/Documentation/devicetree/bindings/cpufreq/cpufreq-qcom-hw.yaml @@ -34,6 +34,7 @@ properties: items: - enum: - qcom,qdu1000-cpufreq-epss + - qcom,sa8255p-cpufreq-epss - qcom,sa8775p-cpufreq-epss - qcom,sc7280-cpufreq-epss - qcom,sc8280xp-cpufreq-epss From patchwork Wed Aug 28 20:37:12 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nikunj Kela X-Patchwork-Id: 823263 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 957031AE842; Wed, 28 Aug 2024 20:38:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877513; cv=none; b=TASn9/tlEHyzLfalxqA4YNUpLeWpNjlLTRm+uhJdiscisDRQudtEeoQhl4OKPeWTBjAadB6VSQ0ayHVw8H+S63YC4ZcilXEZ5NXoUcfdaccBR3MNQoF8GdWgytZHH7unWZfHsYGf8tKANNVtHnFvIHfYuchVuAa4QqLjH1ExHvs= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877513; c=relaxed/simple; bh=8agfdh9u7G+iNRiugX/N1uridyAKJmWuj+kOcO/RcdQ=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=XZICnHTEr6UN6+eAcgp3g7ewt3NjxObyAx0nHu0Is+AWSqGTBZDWtXF1cUY8suwiurRYG2zoVMdSeRueAjObVcPEtgBUHM1H5m3Gmno+iwqp6PPTjAMwrvMTJMYrm80ECFiNTsYCHR2yCiIra/j0dpNK8kIjZ7Q4uQ66AJ3EZTk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=gqg+sriu; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="gqg+sriu" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 47SJO08B023136; Wed, 28 Aug 2024 20:38:11 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= dvp/u1SA+nQPFwyrWyEXENH+ReXEPpXNCIyLa8eQsfk=; b=gqg+sriubTAMgiwf iMDkVkHwurcEvyt5RpftrxtgMrL/6ipKBHjGtL3rS8O3IxekdXGOyOhsOH8YVkMM R8NcIvYh20/XoyCncnsxsIBIkFCM/UvGFXbJ9YwvINinibLLmvpg5C5pGqg8oS+1 PbMInMWNfqOOQjL8Hn4maCynMZlOI2HMgbwfYauNPnE5akHu2/z7D/cY7hCj4OVQ hE7X4FK/oX/3jmV8a+F8urYS8okv+84JIrAWR8Rdb1MxVoewJobdE4jNEoyrpjbr Z89BAbfyTEiYts16PAUeoH5Uw1bhkYgkr94jDzDrb2lhAyIyWBfkIuS4wAHNjcn6 3QNVxA== Received: from nasanppmta01.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 419q2xu0py-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:11 +0000 (GMT) Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com [10.46.141.250]) by NASANPPMTA01.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 47SKcASG004668 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:10 GMT Received: from hu-nkela-lv.qualcomm.com (10.49.16.6) by nasanex01b.na.qualcomm.com (10.46.141.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Wed, 28 Aug 2024 13:38:06 -0700 From: Nikunj Kela To: , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , , , , , , , , , , , , , , , , , , , , , , Nikunj Kela Subject: [PATCH 13/22] dt-bindings: thermal: tsens: document support on SA8255p Date: Wed, 28 Aug 2024 13:37:12 -0700 Message-ID: <20240828203721.2751904-14-quic_nkela@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240828203721.2751904-1-quic_nkela@quicinc.com> References: <20240828203721.2751904-1-quic_nkela@quicinc.com> Precedence: bulk X-Mailing-List: linux-i2c@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nalasex01c.na.qualcomm.com (10.47.97.35) To nasanex01b.na.qualcomm.com (10.46.141.250) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: e3-6zbq2ubQ3zR7NONyvqUC3W0rLkcQa X-Proofpoint-GUID: e3-6zbq2ubQ3zR7NONyvqUC3W0rLkcQa X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.28.16 definitions=2024-08-28_08,2024-08-28_01,2024-05-17_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 mlxscore=0 clxscore=1015 priorityscore=1501 lowpriorityscore=0 spamscore=0 impostorscore=0 mlxlogscore=999 phishscore=0 adultscore=0 bulkscore=0 malwarescore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2407110000 definitions=main-2408280149 Add compatible for sensors representing support on SA8255p. Signed-off-by: Nikunj Kela Reviewed-by: Krzysztof Kozlowski --- Documentation/devicetree/bindings/thermal/qcom-tsens.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/thermal/qcom-tsens.yaml b/Documentation/devicetree/bindings/thermal/qcom-tsens.yaml index 72048c5a0412..d45690d6a465 100644 --- a/Documentation/devicetree/bindings/thermal/qcom-tsens.yaml +++ b/Documentation/devicetree/bindings/thermal/qcom-tsens.yaml @@ -51,6 +51,7 @@ properties: - qcom,msm8996-tsens - qcom,msm8998-tsens - qcom,qcm2290-tsens + - qcom,sa8255p-tsens - qcom,sa8775p-tsens - qcom,sc7180-tsens - qcom,sc7280-tsens From patchwork Wed Aug 28 20:37:13 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nikunj Kela X-Patchwork-Id: 823680 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BD9261AD9FD; Wed, 28 Aug 2024 20:38:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877512; cv=none; b=YRvC7Y/zDxmbIWUpIBytJdwDhEUI5VSDpdaxhlz9FBcRnQ6qwBw6Dd4d205k1fNK+LodPKSIsqJIjdOEMNtQMz7HDDwk+HLRSl15RUBfWSNOhtN2hbTY0JrERE0S8OOG0dAAidZ6rDnWU+026ti4tQ3DUvSsOMSezmD9ebw8Aac= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877512; c=relaxed/simple; bh=FCEg4HBIVL0uCI2BuxzGc8Te+AhyOKWAfrEd6sOE1MA=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=Z7yTSC6XU5EZ2j7/Mc0zvl9Ghj+qrfOOWZU62Y+Aufw0+jt9iILMRu0H8pC2XCVn63AQ0Ch0UZvca5JnJLIF71ECq6Iy0P3N7NEjNxYRFIxXONGN4ne2sAMWYr47YMXou0mkMw2H3bQcCDFDIv3bU6LqSug8l5GVe2TGbkwtFok= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=OQ8Pv1OW; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="OQ8Pv1OW" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 47SJM4lo019869; Wed, 28 Aug 2024 20:38:12 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= WfBr5hPqs0E/Z7/QiPa3qiz2epsEXl4nJ8JlExcrfks=; b=OQ8Pv1OW7rEbUd28 foCXAKVcZtLeKFUBIhDVbIEGNqV0e6sUniKuBMknYoRE+YsPPV22pFFsegYk2TCi zlZKJpvHPHzDddTCyFhBewSBMhjmTzhtYA+1mZ7bP39VyaNWqinBnD3TPYCoBgYs cQY68ihW7X4DB8WJ6BlNt/GqEdmt7fpoK896f9A4I4LlwVZe/3NiKfXT1WZoNg7I EGQckS3sAvMZsCDspIWrUgoZHraKPNvt3x5cLbP7wAXOsWm5qwtYoLqYhjkz3Vaj NvrQtshgFqEPAE1ZrvFdHkbiv7OOB6a1bDUsep+rn9n20BLYpN2cv7FIA4vcQcV4 Y3c3VA== Received: from nasanppmta05.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 419q2xu0q0-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:12 +0000 (GMT) Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com [10.46.141.250]) by NASANPPMTA05.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 47SKcAFM015570 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:10 GMT Received: from hu-nkela-lv.qualcomm.com (10.49.16.6) by nasanex01b.na.qualcomm.com (10.46.141.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Wed, 28 Aug 2024 13:38:07 -0700 From: Nikunj Kela To: , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , , , , , , , , , , , , , , , , , , , , , , Nikunj Kela Subject: [PATCH 14/22] dt-bindings: arm-smmu: document the support on SA8255p Date: Wed, 28 Aug 2024 13:37:13 -0700 Message-ID: <20240828203721.2751904-15-quic_nkela@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240828203721.2751904-1-quic_nkela@quicinc.com> References: <20240828203721.2751904-1-quic_nkela@quicinc.com> Precedence: bulk X-Mailing-List: linux-i2c@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nalasex01c.na.qualcomm.com (10.47.97.35) To nasanex01b.na.qualcomm.com (10.46.141.250) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: QDT41OI3N7A78hVYiaU6z0qFqTyBtWJf X-Proofpoint-GUID: QDT41OI3N7A78hVYiaU6z0qFqTyBtWJf X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.28.16 definitions=2024-08-28_08,2024-08-28_01,2024-05-17_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 mlxscore=0 clxscore=1015 priorityscore=1501 lowpriorityscore=0 spamscore=0 impostorscore=0 mlxlogscore=999 phishscore=0 adultscore=0 bulkscore=0 malwarescore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2407110000 definitions=main-2408280149 Add compatible for smmu representing support on SA8255p. Signed-off-by: Nikunj Kela --- Documentation/devicetree/bindings/iommu/arm,smmu.yaml | 3 +++ 1 file changed, 3 insertions(+) diff --git a/Documentation/devicetree/bindings/iommu/arm,smmu.yaml b/Documentation/devicetree/bindings/iommu/arm,smmu.yaml index 280b4e49f219..3353c2d37841 100644 --- a/Documentation/devicetree/bindings/iommu/arm,smmu.yaml +++ b/Documentation/devicetree/bindings/iommu/arm,smmu.yaml @@ -37,6 +37,7 @@ properties: - enum: - qcom,qcm2290-smmu-500 - qcom,qdu1000-smmu-500 + - qcom,sa8255p-smmu-500 - qcom,sa8775p-smmu-500 - qcom,sc7180-smmu-500 - qcom,sc7280-smmu-500 @@ -84,6 +85,7 @@ properties: items: - enum: - qcom,qcm2290-smmu-500 + - qcom,sa8255p-smmu-500 - qcom,sa8775p-smmu-500 - qcom,sc7280-smmu-500 - qcom,sc8180x-smmu-500 @@ -553,6 +555,7 @@ allOf: - marvell,ap806-smmu-500 - nvidia,smmu-500 - qcom,qdu1000-smmu-500 + - qcom,sa8255p-smmu-500 - qcom,sc7180-smmu-500 - qcom,sdm670-smmu-500 - qcom,sdm845-smmu-500 From patchwork Wed Aug 28 20:37:14 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nikunj Kela X-Patchwork-Id: 823255 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C69791AED32; Wed, 28 Aug 2024 20:43:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877837; cv=none; b=U9ijoLxwhlgjftlCYpNqp/Lx5n57wIdQaB46yRx1MI86NPhuHrM7LGB16IuxAghQxiowkVWnlGcmjaaDT1NX6QTtVVG4PAVH2GUNAylPzmGbaLZoYCTJp1FCojevsZ7jKDc2QU5gAU3YDf3P93M4pStK+zm2qRE0eMO7Q8tI7+c= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877837; c=relaxed/simple; bh=GXZl48K7EFCGmXer8x9KQlUaWBdXi14B53BJFi/4PUA=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=Js2K9bmfsOjkfA1AgqwD98EPYcbxq/3peocxpe1KI3uaRcoC5zOpW04OdGXdICW195swlpYbGTnXrLYh5s1Oruc1s2B0EWQ2bLyiFroLw6q8UFPSHdkCtsw4jQ+enKedlFy9EtVIGHFFbvOLgsQ0PZjpF9fQePmuSfa9JLGJRY8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=GelYMMoz; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="GelYMMoz" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 47SJM2Nt013233; Wed, 28 Aug 2024 20:38:13 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= ioQIr6ZQHoLqjIx+IpUUkpTUjoh7kLQrRYAd6jKuzLM=; b=GelYMMozWnvEBA57 /VJT5lVVYoy45/A063bMehSKs9ZOHHcl0/npvPknsoblq0NeoHIxYTqVE431eJCh WotxVNzIzENwTkYCwv7/iHT1wu5jSQHtkD/+bXoXQcWOmP1CMcK6QncNPJP8FbB5 wm6tesaWqGDvaXjL69OQ47CEpfgZU8BFLWEWVSsswNsyUjSScZpZkoS6peXeXmP8 zMbn2NpbXUh9MLSV2PHOq/od8gTim1TKcKoNX8vF682rHEma4lceTd34hrTqNZ5t t+MxXXQ1M3PrAlIWoDflkfWIFmePmLJ2x3e7xEPbnHkfsjrG/GYqItZqxb8Em57r 5L4TFQ== Received: from nasanppmta04.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 419pv130bq-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:12 +0000 (GMT) Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com [10.46.141.250]) by NASANPPMTA04.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 47SKcBOI025894 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:11 GMT Received: from hu-nkela-lv.qualcomm.com (10.49.16.6) by nasanex01b.na.qualcomm.com (10.46.141.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Wed, 28 Aug 2024 13:38:08 -0700 From: Nikunj Kela To: , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , , , , , , , , , , , , , , , , , , , , , , Nikunj Kela Subject: [PATCH 15/22] dt-bindings: mfd: qcom,tcsr: document support for SA8255p Date: Wed, 28 Aug 2024 13:37:14 -0700 Message-ID: <20240828203721.2751904-16-quic_nkela@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240828203721.2751904-1-quic_nkela@quicinc.com> References: <20240828203721.2751904-1-quic_nkela@quicinc.com> Precedence: bulk X-Mailing-List: linux-i2c@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nalasex01c.na.qualcomm.com (10.47.97.35) To nasanex01b.na.qualcomm.com (10.46.141.250) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: ALa-1UPZ8rkXC1hubn1E8ZhyGkcgaK7E X-Proofpoint-ORIG-GUID: ALa-1UPZ8rkXC1hubn1E8ZhyGkcgaK7E X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.28.16 definitions=2024-08-28_08,2024-08-28_01,2024-05-17_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 suspectscore=0 clxscore=1015 lowpriorityscore=0 mlxscore=0 bulkscore=0 mlxlogscore=999 impostorscore=0 malwarescore=0 spamscore=0 phishscore=0 adultscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2407110000 definitions=main-2408280149 Add compatible for tcsr representing support on SA8255p SoC. Signed-off-by: Shazad Hussain Signed-off-by: Nikunj Kela Reviewed-by: Krzysztof Kozlowski --- Documentation/devicetree/bindings/mfd/qcom,tcsr.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/mfd/qcom,tcsr.yaml b/Documentation/devicetree/bindings/mfd/qcom,tcsr.yaml index c6bd14ec5aa0..88f804bd7581 100644 --- a/Documentation/devicetree/bindings/mfd/qcom,tcsr.yaml +++ b/Documentation/devicetree/bindings/mfd/qcom,tcsr.yaml @@ -21,6 +21,7 @@ properties: - qcom,msm8998-tcsr - qcom,qcm2290-tcsr - qcom,qcs404-tcsr + - qcom,sa8255p-tcsr - qcom,sc7180-tcsr - qcom,sc7280-tcsr - qcom,sc8280xp-tcsr From patchwork Wed Aug 28 20:37:15 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nikunj Kela X-Patchwork-Id: 823262 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 937E41AC8A4; Wed, 28 Aug 2024 20:38:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877516; cv=none; b=TvX9BpKh0wk/++y6/D48ywesFzxP0P3TXFPe6MHC8xPCK/B6VSMfsGKYpSH8ettj1AHSsCiy2Bb1A8EGOy36yPrDPFE0Zst9mAhbqU2Xgu4hoOYXw8bLm38hD/YeBF6IRXPKPxquANRaUVfrISdYE4L5ay5GT2VRpBFBXs8lhug= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877516; c=relaxed/simple; bh=uvLg1L1n44/Eq94rDT9bTtEnOQJNKZ7wwhLm8G/spWU=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=HoMc4eR3nrmauCvuYdYL+d34/Cnkf7xBK04td9c/8hCY5yduIAOrYzO/46YyykOsNBOQhcG9SEyZJc90Bzh5HypQImd8EOuaGVEzgFZa159oa+gk75qj5Tgnp09B5qXPEzjaaFFHjahB8fOnvxkjkpMEedbCmmxP8PjxwubWmY4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=AF/GLJ8b; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="AF/GLJ8b" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 47SJMX1m009653; Wed, 28 Aug 2024 20:38:14 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 9gPTZdfVGR/bVntrUXtv6maP7nFyh3aqSQflvjPnEd4=; b=AF/GLJ8bL8JHDhhh gEkWDHZE37WhwmozFQ90AEn7sCGQlr/VprxCpNuRfDTe+CTZ/OuZk6Jd4K8DHrdU CkCcQobm6N/wJpsnTbqE/BYBDWJo8ehBPkbGvh9yUv1YjT2poSxS6CNx3W9+8ns6 BbhB2c8gxsejRnTEmk1e/qDxoTNG7jVtZC5rqXqb1TckOzeAruyC7PMm/YKA6nuv GoEjdaOvhZQVSPRv9xZ513sCDloVjruF8+7i/RFXUSe6yszDQsXSDrQmEuZpfHFA AUntQG2SAtb0PxXpmd3YUdJn9FAY7Hnq+Ut5AhGCeTxwZhB9KTmQsIR9WHV211b7 S/6xuA== Received: from nasanppmta03.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 419pv0b0xu-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:14 +0000 (GMT) Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com [10.46.141.250]) by NASANPPMTA03.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 47SKcCFO014305 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:12 GMT Received: from hu-nkela-lv.qualcomm.com (10.49.16.6) by nasanex01b.na.qualcomm.com (10.46.141.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Wed, 28 Aug 2024 13:38:09 -0700 From: Nikunj Kela To: , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , , , , , , , , , , , , , , , , , , , , , , Nikunj Kela , "Praveen Talari" Subject: [PATCH 16/22] dt-bindings: qcom: geni-se: document support for SA8255P Date: Wed, 28 Aug 2024 13:37:15 -0700 Message-ID: <20240828203721.2751904-17-quic_nkela@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240828203721.2751904-1-quic_nkela@quicinc.com> References: <20240828203721.2751904-1-quic_nkela@quicinc.com> Precedence: bulk X-Mailing-List: linux-i2c@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nalasex01c.na.qualcomm.com (10.47.97.35) To nasanex01b.na.qualcomm.com (10.46.141.250) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: EmqtUq7HEKnKjYzyXAxkMyvJ_jb3OvLX X-Proofpoint-ORIG-GUID: EmqtUq7HEKnKjYzyXAxkMyvJ_jb3OvLX X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.28.16 definitions=2024-08-28_08,2024-08-28_01,2024-05-17_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 clxscore=1015 priorityscore=1501 impostorscore=0 suspectscore=0 lowpriorityscore=0 malwarescore=0 spamscore=0 mlxlogscore=999 mlxscore=0 bulkscore=0 phishscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2407110000 definitions=main-2408280149 Add "qcom,sa8255p-geni-se-qup" compatible for representing QUP on SA8255p. Clocks are being managed by the firmware VM and not required on SA8255p Linux VM hence removing it from required list. CC: Praveen Talari Signed-off-by: Nikunj Kela --- .../bindings/soc/qcom/qcom,geni-se.yaml | 47 +++++++++++++++++-- 1 file changed, 43 insertions(+), 4 deletions(-) diff --git a/Documentation/devicetree/bindings/soc/qcom/qcom,geni-se.yaml b/Documentation/devicetree/bindings/soc/qcom/qcom,geni-se.yaml index 7b031ef09669..40e3a3e045da 100644 --- a/Documentation/devicetree/bindings/soc/qcom/qcom,geni-se.yaml +++ b/Documentation/devicetree/bindings/soc/qcom/qcom,geni-se.yaml @@ -22,17 +22,16 @@ properties: enum: - qcom,geni-se-qup - qcom,geni-se-i2c-master-hub + - qcom,sa8255p-geni-se-qup reg: description: QUP wrapper common register address and length. maxItems: 1 clock-names: - minItems: 1 maxItems: 2 clocks: - minItems: 1 maxItems: 2 "#address-cells": @@ -57,8 +56,6 @@ properties: required: - compatible - reg - - clock-names - - clocks - "#address-cells" - "#size-cells" - ranges @@ -83,6 +80,17 @@ patternProperties: $ref: /schemas/serial/qcom,serial-geni-qcom.yaml# allOf: + - if: + not: + properties: + compatible: + contains: + const: qcom,sa8255p-geni-se-qup + then: + required: + - clocks + - clock-names + - if: properties: compatible: @@ -162,4 +170,35 @@ examples: }; }; + - | + + soc { + #address-cells = <2>; + #size-cells = <2>; + + geniqup@9c0000 { + compatible = "qcom,sa8255p-geni-se-qup"; + reg = <0 0x9c0000 0 0x6000>; + #address-cells = <2>; + #size-cells = <2>; + ranges; + + i2c1: i2c@984000 { + compatible = "qcom,sa8255p-geni-i2c"; + reg = <0 0x984000 0 0x4000>; + interrupts = ; + #address-cells = <1>; + #size-cells = <0>; + power-domains = <&scmi9_pd 1>; + }; + + uart4: serial@990000 { + compatible = "qcom,sa8255p-geni-uart"; + reg = <0 0x990000 0 0x4000>; + interrupts = ; + power-domains = <&scmi11_pd 4>, <&scmi11_dvfs 4>; + power-domain-names = "power", "perf"; + }; + }; + }; ... From patchwork Wed Aug 28 20:37:16 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nikunj Kela X-Patchwork-Id: 823261 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3977A1B012A; Wed, 28 Aug 2024 20:38:35 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877517; cv=none; b=OXZmCkesjScx6GZXg4M7qH+Z8K78pRK/pwKPccgP8MtiwwZqU58M/HPt+f7j8ROytVQczYW/LgYJZ6wIHoZmByuN4kfNtg2/HyL0ULELPkuCiKvI3BYBGOoqzbPE4M62FTD/stzmE/4efgYmKgsyKSBQF0aLnRl+F5WwiwxLd+Q= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877517; c=relaxed/simple; bh=k2a1vZw71+L3bchz4Rndvna3m9p7JIovSgKrV2hK8fk=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=Geu0cbBoDDK7fXOhO4CZmmXyDiMpsstdGchUfQkkhLQe3lk3v7YocgawmUXD9dvLr7+nJFkcbZ0A0Osk1kbhwlnmKaqvO3YxhzosJa8htj41V1xoNfmO80bbqvxGwfg5nyb4RIVOpOVFvcduMC8fj7DQFkM27SvSWQ/Pst5nsoo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=nzh/gRDh; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="nzh/gRDh" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 47SJM4lp019869; Wed, 28 Aug 2024 20:38:15 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= jGyCPGpLI2lIbiBh5RYLDxsuylz28OWUQKVgAwX36Vw=; b=nzh/gRDhVrFAl0DS yXKLGFVJ4JjdZEyK3/IPKaVomcxAKpgTGi/L5AQUvGfGXnT3MIP8Qirbep2r3ewS pHEiUfTkpUBp/cyRemMQbkcSiM2YU8KhD9oKg/dz+4xCMr7ilB1xY/3QblTKKCyO XzWmncmHH82dowT3zLhif/p1xJ5wm5SCT6xcc2cg1NWGZSeArs67kua2CYOptdcq JZB32ShHbRjaKKkex3250ufpXGtCzsA/eghlthYbNtmgaxEZmSpDKuyvRXnrTDth agoYdB3+nTqzwcTLt7c2NmlSjgE9sPVa0U0E2XP4bf7N2+4rfro5bT9kWaBoUGOO JDDROQ== Received: from nasanppmta05.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 419q2xu0q4-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:15 +0000 (GMT) Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com [10.46.141.250]) by NASANPPMTA05.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 47SKcDSa015590 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:13 GMT Received: from hu-nkela-lv.qualcomm.com (10.49.16.6) by nasanex01b.na.qualcomm.com (10.46.141.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Wed, 28 Aug 2024 13:38:10 -0700 From: Nikunj Kela To: , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , , , , , , , , , , , , , , , , , , , , , , Nikunj Kela , "Praveen Talari" Subject: [PATCH 17/22] dt-bindings: serial: document support for SA8255p Date: Wed, 28 Aug 2024 13:37:16 -0700 Message-ID: <20240828203721.2751904-18-quic_nkela@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240828203721.2751904-1-quic_nkela@quicinc.com> References: <20240828203721.2751904-1-quic_nkela@quicinc.com> Precedence: bulk X-Mailing-List: linux-i2c@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nalasex01c.na.qualcomm.com (10.47.97.35) To nasanex01b.na.qualcomm.com (10.46.141.250) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: La2gYDAdRbh4F5L0dmV_q1s5osbysFkQ X-Proofpoint-GUID: La2gYDAdRbh4F5L0dmV_q1s5osbysFkQ X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.28.16 definitions=2024-08-28_08,2024-08-28_01,2024-05-17_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 mlxscore=0 clxscore=1015 priorityscore=1501 lowpriorityscore=0 spamscore=0 impostorscore=0 mlxlogscore=999 phishscore=0 adultscore=0 bulkscore=0 malwarescore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2407110000 definitions=main-2408280149 Add compatibles representing UART support on SA8255p. Clocks and interconnects are being configured in the firmware VM on SA8255p platform, therefore making them optional. CC: Praveen Talari Signed-off-by: Nikunj Kela --- .../serial/qcom,serial-geni-qcom.yaml | 58 ++++++++++++++++--- 1 file changed, 51 insertions(+), 7 deletions(-) diff --git a/Documentation/devicetree/bindings/serial/qcom,serial-geni-qcom.yaml b/Documentation/devicetree/bindings/serial/qcom,serial-geni-qcom.yaml index dd33794b3534..dcd43e1353ec 100644 --- a/Documentation/devicetree/bindings/serial/qcom,serial-geni-qcom.yaml +++ b/Documentation/devicetree/bindings/serial/qcom,serial-geni-qcom.yaml @@ -13,11 +13,42 @@ maintainers: allOf: - $ref: /schemas/serial/serial.yaml# + - if: + properties: + compatible: + contains: + enum: + - qcom,sa8255p-geni-uart + - qcom,sa8255p-geni-debug-uart + then: + required: + - power-domains + - power-domain-names + properties: + power-domains: + minItems: 2 + maxItems: 2 + else: + required: + - clocks + - clock-names + properties: + power-domains: + maxItems: 1 + interconnects: + maxItems: 2 + interconnect-names: + items: + - const: qup-core + - const: qup-config + properties: compatible: enum: - qcom,geni-uart - qcom,geni-debug-uart + - qcom,sa8255p-geni-uart + - qcom,sa8255p-geni-debug-uart clocks: maxItems: 1 @@ -26,12 +57,10 @@ properties: const: se interconnects: - maxItems: 2 + description: phandles of interconnect bw provider interconnect-names: - items: - - const: qup-core - - const: qup-config + description: names of interconnects interrupts: minItems: 1 @@ -51,15 +80,19 @@ properties: - const: sleep power-domains: - maxItems: 1 + minItems: 1 + maxItems: 2 + + power-domain-names: + items: + - const: power + - const: perf reg: maxItems: 1 required: - compatible - - clocks - - clock-names - interrupts - reg @@ -83,4 +116,15 @@ examples: <&gem_noc MASTER_APPSS_PROC 0 &config_noc SLAVE_QUP_0 0>; interconnect-names = "qup-core", "qup-config"; }; + + - | + #include + + serial@990000 { + compatible = "qcom,sa8255p-geni-uart"; + reg = <0x990000 0x4000>; + interrupts = ; + power-domains = <&scmi11_pd 4>, <&scmi11_dvfs 4>; + power-domain-names = "power", "perf"; + }; ... From patchwork Wed Aug 28 20:37:17 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nikunj Kela X-Patchwork-Id: 823679 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5F2E71AC897; Wed, 28 Aug 2024 20:38:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877516; cv=none; b=om0dmakYBPKBpXa3UpQbvvhsjxxcZoNqV/lnJBu+17v48/tR51WEkVGhMgH7mioqGkWLGanPxmL6OSd5BMn/3prcqGVwG104kq85TNS4gQ4sx23dxT8mJ2T0/veJb2Y0/OdNb4ILizL4Y9xZ16fdz4UhXlccFoD9xgG2VhCLjOI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877516; c=relaxed/simple; bh=Bx8hxWTKVypUPqtZ+VIPGoE2ts04iM2rO9yLbeGyXYU=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=g3l502LfgQqe9Zxf7AFhP4R598KC2V7UzCXk7QvLyYyyWcg5qbezLRmzCYNt3+J+YWI0oAdb3yYl22QJMlN2Zp2NIJnqAgMb+DligWi+BzokuoDN2ze+DQqCZL0w9YdyMmz1Rr+Cc7fq8QJJCwLJbVgh8AuwwkAp/cVgt9Hi3aw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=Q/SdfvIn; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="Q/SdfvIn" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 47SJLuZc023318; Wed, 28 Aug 2024 20:38:16 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= w8hoCOhKkgzfK7q/ss/qHTr9vRVdbzXEqHpqQTtW/PY=; b=Q/SdfvInL5tOjsjY Qwdwir6as57J7en6YWeawLTRWdRMytJuN1qgoLHRxjh/XTTW18XMVU6Y/1Oknl9h 5CMacze/kSu+crc8KO5Wphj5M+W6HPKfs+t2yRiGuoNH4G6L4DxhAIFAEyy1tyFD L9CtTzB/fnG8mhRQV3CYIdUubh3FI6Z6sO1ndvZ1jLlrxFkvcVrwHaxdGBIgBIdn G8JnrNX0+wXiq8xQkjsA36Ky45jZaJ+ejalN+8S6+jUV0eYRvTv5F4AeR7oBGnDH A4qLzW5Mfe/orYKWQNU7019BLExca/6NZBsLIuII7TIwFoCHl0Ij6d907bFeRSTC JHH1ew== Received: from nasanppmta05.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 41a612gx8f-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:16 +0000 (GMT) Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com [10.46.141.250]) by NASANPPMTA05.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 47SKcEmR015619 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:14 GMT Received: from hu-nkela-lv.qualcomm.com (10.49.16.6) by nasanex01b.na.qualcomm.com (10.46.141.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Wed, 28 Aug 2024 13:38:11 -0700 From: Nikunj Kela To: , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , , , , , , , , , , , , , , , , , , , , , , Nikunj Kela , "Praveen Talari" Subject: [PATCH 18/22] dt-bindings: spi: document support for SA8255p Date: Wed, 28 Aug 2024 13:37:17 -0700 Message-ID: <20240828203721.2751904-19-quic_nkela@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240828203721.2751904-1-quic_nkela@quicinc.com> References: <20240828203721.2751904-1-quic_nkela@quicinc.com> Precedence: bulk X-Mailing-List: linux-i2c@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nalasex01c.na.qualcomm.com (10.47.97.35) To nasanex01b.na.qualcomm.com (10.46.141.250) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: 43mMTIY4WO_42AvOsyn3B4EIXiOCrdeG X-Proofpoint-ORIG-GUID: 43mMTIY4WO_42AvOsyn3B4EIXiOCrdeG X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.28.16 definitions=2024-08-28_08,2024-08-28_01,2024-05-17_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 malwarescore=0 phishscore=0 spamscore=0 mlxlogscore=999 adultscore=0 impostorscore=0 mlxscore=0 suspectscore=0 bulkscore=0 lowpriorityscore=0 priorityscore=1501 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2407110000 definitions=main-2408280149 Add compatible representing spi support on SA8255p. Clocks and interconnects are being configured in firmware VM on SA8255p platform, therefore making them optional. CC: Praveen Talari Signed-off-by: Nikunj Kela --- .../bindings/spi/qcom,spi-geni-qcom.yaml | 64 +++++++++++++++---- 1 file changed, 53 insertions(+), 11 deletions(-) diff --git a/Documentation/devicetree/bindings/spi/qcom,spi-geni-qcom.yaml b/Documentation/devicetree/bindings/spi/qcom,spi-geni-qcom.yaml index 2e20ca313ec1..74ea7c4f2451 100644 --- a/Documentation/devicetree/bindings/spi/qcom,spi-geni-qcom.yaml +++ b/Documentation/devicetree/bindings/spi/qcom,spi-geni-qcom.yaml @@ -25,10 +25,41 @@ description: allOf: - $ref: /schemas/spi/spi-controller.yaml# + - if: + properties: + compatible: + contains: + const: qcom,sa8255p-geni-spi + then: + required: + - power-domains + - power-domain-names + properties: + power-domains: + minItems: 2 + maxItems: 2 + else: + required: + - clocks + - clock-names + properties: + power-domains: + maxItems: 1 + interconnects: + minItems: 2 + maxItems: 3 + interconnect-names: + minItems: 2 + items: + - const: qup-core + - const: qup-config + - const: qup-memory properties: compatible: - const: qcom,geni-spi + enum: + - qcom,geni-spi + - qcom,sa8255p-geni-spi clocks: maxItems: 1 @@ -45,15 +76,10 @@ properties: - const: rx interconnects: - minItems: 2 - maxItems: 3 + description: phandles of interconnect bw provider interconnect-names: - minItems: 2 - items: - - const: qup-core - - const: qup-config - - const: qup-memory + description: names of interconnects interrupts: maxItems: 1 @@ -61,15 +87,18 @@ properties: operating-points-v2: true power-domains: - maxItems: 1 + $ref: "/schemas/power/power-domain.yaml#/properties/power-domains" + + power-domain-names: + items: + - const: power + - const: perf reg: maxItems: 1 required: - compatible - - clocks - - clock-names - interrupts - reg @@ -116,3 +145,16 @@ examples: #address-cells = <1>; #size-cells = <0>; }; + + - | + #include + + spi@888000 { + compatible = "qcom,sa8255p-geni-spi"; + reg = <0x888000 0x4000>; + interrupts = ; + #address-cells = <1>; + #size-cells = <0>; + power-domains = <&scmi10_pd 16>, <&scmi10_dvfs 16>; + power-domain-names = "power", "perf"; + }; From patchwork Wed Aug 28 20:37:18 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nikunj Kela X-Patchwork-Id: 823258 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B9F031B29B7; Wed, 28 Aug 2024 20:38:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877519; cv=none; b=uYrVNRyBT3ZGvPUGxjOlFy6FSBO+zNeRLKCGVYY9dv63//WKVrcreoxg3lEYLxAL1/FcFX9Gwc84IAqjvDvARovyzLkA2KEY8lja/pJLgTy98zgAIUhaSR8jhJPOVlfg9eBE/jEiJyQYXtxwJd5dJ9PSuUjiSi/yFlVnHtAX63I= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877519; c=relaxed/simple; bh=r6A5x6neGN/gqm6/YpxaKazVoTk/J4JEjs+0+MW+bBs=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=YEmsx9lqzAVcKObaEPOH78P6WwzwVOLxE3i77srU6N8FEtPaG/nZvmF4PeqzBDD30TIyVcRN+/RYXPE7Gxy4GKgtxH6HGm+OSIhp/PqCpZZI9MzBaOrD50bHZbYnA18OE38J7MmwfWEDTEIX54ud9By9ezlsOKGVivAJ+vXK8D8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=kduSaAB4; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="kduSaAB4" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 47SJM4JS019866; Wed, 28 Aug 2024 20:38:17 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 1ogm+uahN8ntWDNctVAKdHEFeX2pjjyNnQRIIojb8BM=; b=kduSaAB4Jvzqrvat 3hqRJ4OJJPE1pi+EBK10nkMBzNRCObyx9ivUh+FSePSzNRdLe4bZ3gww/cAuxFi3 WUBrdE/2VTIEKpeOKJ6VzTy3H56asVaTyUD7otcAXw/fVCwISWwz53/SmgMBqrn8 BY5a72jAkDQXarI3PAy3OQ39z1xrSnHb8ygx9Wh8KXmwTH8v/O6ty3ORHRfaTySy wZvL4IJWGEkH1EJxmIuRvhBHxfiGSUYricr4k3NheqccOpF/vjqNNNGx92A2KzCu yOOXzWZ3GHeShiaXCHW79YCLJg/23QjLJK7p15eXrM2Qt8JGgaL3TS7W7hV9ch1b WY4z1A== Received: from nasanppmta03.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 419q2xu0q8-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:17 +0000 (GMT) Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com [10.46.141.250]) by NASANPPMTA03.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 47SKcFUR014342 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:15 GMT Received: from hu-nkela-lv.qualcomm.com (10.49.16.6) by nasanex01b.na.qualcomm.com (10.46.141.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Wed, 28 Aug 2024 13:38:11 -0700 From: Nikunj Kela To: , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , , , , , , , , , , , , , , , , , , , , , , Nikunj Kela , "Praveen Talari" Subject: [PATCH 19/22] dt-bindings: i2c: document support for SA8255p Date: Wed, 28 Aug 2024 13:37:18 -0700 Message-ID: <20240828203721.2751904-20-quic_nkela@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240828203721.2751904-1-quic_nkela@quicinc.com> References: <20240828203721.2751904-1-quic_nkela@quicinc.com> Precedence: bulk X-Mailing-List: linux-i2c@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nalasex01c.na.qualcomm.com (10.47.97.35) To nasanex01b.na.qualcomm.com (10.46.141.250) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: PQNtLENXd5OWtZe41yvCqgXLeHMXIdF0 X-Proofpoint-GUID: PQNtLENXd5OWtZe41yvCqgXLeHMXIdF0 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.28.16 definitions=2024-08-28_08,2024-08-28_01,2024-05-17_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 mlxscore=0 clxscore=1015 priorityscore=1501 lowpriorityscore=0 spamscore=0 impostorscore=0 mlxlogscore=999 phishscore=0 adultscore=0 bulkscore=0 malwarescore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2407110000 definitions=main-2408280149 Add compatible representing i2c support on SA8255p. Clocks and interconnects are being configured in Firmware VM on SA8255p, therefore making them optional. CC: Praveen Talari Signed-off-by: Nikunj Kela --- .../bindings/i2c/qcom,i2c-geni-qcom.yaml | 56 ++++++++++++------- 1 file changed, 36 insertions(+), 20 deletions(-) diff --git a/Documentation/devicetree/bindings/i2c/qcom,i2c-geni-qcom.yaml b/Documentation/devicetree/bindings/i2c/qcom,i2c-geni-qcom.yaml index 9f66a3bb1f80..88f513fc5b08 100644 --- a/Documentation/devicetree/bindings/i2c/qcom,i2c-geni-qcom.yaml +++ b/Documentation/devicetree/bindings/i2c/qcom,i2c-geni-qcom.yaml @@ -15,14 +15,13 @@ properties: enum: - qcom,geni-i2c - qcom,geni-i2c-master-hub + - qcom,sa8255p-geni-i2c clocks: - minItems: 1 - maxItems: 2 + description: phandles for the clock providers clock-names: - minItems: 1 - maxItems: 2 + description: names for the clocks clock-frequency: default: 100000 @@ -36,12 +35,13 @@ properties: - const: rx interconnects: - minItems: 2 - maxItems: 3 + description: phandles of interconnect bw provider interconnect-names: - minItems: 2 - maxItems: 3 + items: + - const: qup-core + - const: qup-config + - const: qup-memory interrupts: maxItems: 1 @@ -69,8 +69,6 @@ properties: required: - compatible - interrupts - - clocks - - clock-names - reg allOf: @@ -100,22 +98,28 @@ allOf: items: - const: qup-core - const: qup-config + - if: + properties: + compatible: + contains: + const: qcom,sa8255p-geni-i2c + then: + required: + - power-domains else: properties: clocks: - maxItems: 1 - + minItems: 1 + maxItems: 2 clock-names: - const: se - + minItems: 1 + maxItems: 2 interconnects: - minItems: 3 - + minItems: 2 + maxItems: 3 interconnect-names: - items: - - const: qup-core - - const: qup-config - - const: qup-memory + minItems: 2 + maxItems: 3 unevaluatedProperties: false @@ -143,4 +147,16 @@ examples: power-domains = <&rpmhpd SC7180_CX>; required-opps = <&rpmhpd_opp_low_svs>; }; + + - | + #include + + i2c@a90000 { + compatible = "qcom,sa8255p-geni-i2c"; + reg = <0xa90000 0x4000>; + interrupts = ; + #address-cells = <1>; + #size-cells = <0>; + power-domains = <&scmi9_pd 11>; + }; ... From patchwork Wed Aug 28 20:37:19 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nikunj Kela X-Patchwork-Id: 823675 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D91D21B29BF; Wed, 28 Aug 2024 20:38:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877519; cv=none; b=LmX0U6Jqef21nstimhwO+gWB6MNFT0/sdOw6hEGzTMcoptZ87X6/GlTQn7n5gqi/oGcyxEKriv2tbkQB9dDhccmbBXAeN4cROJdUUFUeea2k6quz8M3EHf/xZ+Ji4whDOFVBf/b5/HUtFz5t65CrFMBDXjRrSU05HOdr4lhzGo4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877519; c=relaxed/simple; bh=a9xxwhc5Um959NriT4kJUm6LQEvFnJ1Uaz9BK7tQsuc=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=K2l4/DPpsUgvg5sragCdtictWY37Ec9muu2wZ0lijlqBVsLToZTkc9t3ByPItnYe5CzlDlk+0pZ1LVq3Vgd7HXAJ6D1o6K/m5ZoxyY5Ha5XgFvcyAQsuahtZY8RQAYFciVfUUwAgbQE1vDg0Wi9cYaTjtt5NuPFKtU9SeUO7h/c= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=palDJu5q; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="palDJu5q" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 47SJM4ca019847; Wed, 28 Aug 2024 20:38:18 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 7vT84wHVN5PMHF3e2+k6lgT1EVOpb60yOkqJ4YVUK2k=; b=palDJu5qS97Nf0M1 bois/3GRkgQQS6AvhbmWRMYyWVSQdrIFwoV9oOpFgnRyClxq9vx2lrt+cXANtmQ2 nZqrd0KWHZKkDJcKNQ0xkhwlJnGa9TIOYDHCnLl6xs24SzHaO33ThD5TJWCeFnaD 64sY9uI1o9o+ZJsJ5WBUlLq+z2iSlR3+CqqgsUUyeK1Kr1Id5NuM7pz14LAEt9hD mpSTdZw9++LebUry+BinbxvNJnp6JNMCnODxmZ+RE4qm/xqE4l6OLhOUqzcKG2Xe T7Ufw2u3fjqKrw4JzR2I2x5VKjyERNvUoa/1jQLbRyBrOSfAh6dRBOOxSpcMyGyz 7x+KwQ== Received: from nasanppmta01.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 419q2xu0q9-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:17 +0000 (GMT) Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com [10.46.141.250]) by NASANPPMTA01.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 47SKcGG0004737 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:16 GMT Received: from hu-nkela-lv.qualcomm.com (10.49.16.6) by nasanex01b.na.qualcomm.com (10.46.141.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Wed, 28 Aug 2024 13:38:12 -0700 From: Nikunj Kela To: , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , , , , , , , , , , , , , , , , , , , , , , Nikunj Kela Subject: [PATCH 20/22] dt-bindings: firmware: arm, scmi: allow multiple virtual instances Date: Wed, 28 Aug 2024 13:37:19 -0700 Message-ID: <20240828203721.2751904-21-quic_nkela@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240828203721.2751904-1-quic_nkela@quicinc.com> References: <20240828203721.2751904-1-quic_nkela@quicinc.com> Precedence: bulk X-Mailing-List: linux-i2c@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nalasex01c.na.qualcomm.com (10.47.97.35) To nasanex01b.na.qualcomm.com (10.46.141.250) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: v61IzpuH02kqb_fVJI67VcQrWsS3W43a X-Proofpoint-GUID: v61IzpuH02kqb_fVJI67VcQrWsS3W43a X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.28.16 definitions=2024-08-28_08,2024-08-28_01,2024-05-17_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 mlxscore=0 clxscore=1015 priorityscore=1501 lowpriorityscore=0 spamscore=0 impostorscore=0 mlxlogscore=999 phishscore=0 adultscore=0 bulkscore=0 malwarescore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2407110000 definitions=main-2408280149 This change extends scmi node name so as to allow multiple virtual SCMI instances. Signed-off-by: Nikunj Kela --- Documentation/devicetree/bindings/firmware/arm,scmi.yaml | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/firmware/arm,scmi.yaml b/Documentation/devicetree/bindings/firmware/arm,scmi.yaml index 211f5254adf2..a168be6dd30c 100644 --- a/Documentation/devicetree/bindings/firmware/arm,scmi.yaml +++ b/Documentation/devicetree/bindings/firmware/arm,scmi.yaml @@ -24,7 +24,7 @@ description: | properties: $nodename: - const: scmi + pattern: '^scmi\.*' compatible: oneOf: From patchwork Wed Aug 28 20:37:20 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nikunj Kela X-Patchwork-Id: 823674 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 43E0C1B29D3; Wed, 28 Aug 2024 20:38:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877520; cv=none; b=LKrWhGnLrUY6q2IqRAKcsHGsbCAC5wAivFDOKeAic1YQRcfxbCyzsR22fRvtK7Kb1NjCVhGsFErxCkFfYY7B+q36izS9W6HQ0VzUICjvATuNk6uwr/76fgEtNtxhy2SNHBTIfLLqVCnh0p6Wzp2L5sbb1fnXVfAlubrg7uSyLqQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877520; c=relaxed/simple; bh=g0SLOxQZpnjgSHdRI4s0y1AELLANh8KmK8Yvl2bmLAw=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=DJ7+2VPZCh1r1zEdiaPDYRDPiK8tIY6L5488gBK+db2OJuetc+wG20CDn150r4WC1BzV7XaLVShvNU10nTxMiF6RxI+BQiFTMlh5QV+tA15J+Z4MnmZ2LUPfy3EeuihBslsZpf6g+lk+qVQ+LUME5wXvwORal2Fq4OqFHiBVEiA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=l7MS6ofL; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="l7MS6ofL" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 47SJM2Xo007623; Wed, 28 Aug 2024 20:38:19 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= OU0QRdJ6B3ALlG/18MSlc3NXidoM0rbfFB9pS9XKrFo=; b=l7MS6ofLZOtnSLnb +ymDEhx9emdqDm/6aER98TDUbS999qM3YDjGRQvNm8omccgual9uamICKaetd4nF mkwZkSnFdcMUKjLudtB5qNEt2tda2OKelzaNHA7meSZaP8xHt4dxU/mnQyD0J4AR tdVe82NFTlclLd2/8UmKwarEYFsae/ZwvsHTEzkmaVbSQCfUb3lmazc0TUnxtn7O f9A1HkO4u8NMdAt0X3m5rzEwvwx/kpbsFsWYMHS3R9InkwFJozgxDdNSg6Wemxxs ETJXBXF4KTekGXw8PrCpa3Ytb6jKqUEduSKu2zlvv6MTwDBm3CnSALXtdd6fZz64 Tc5Xaw== Received: from nasanppmta04.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 419pv0b0y2-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:18 +0000 (GMT) Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com [10.46.141.250]) by NASANPPMTA04.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 47SKcH2X025954 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:17 GMT Received: from hu-nkela-lv.qualcomm.com (10.49.16.6) by nasanex01b.na.qualcomm.com (10.46.141.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Wed, 28 Aug 2024 13:38:13 -0700 From: Nikunj Kela To: , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , , , , , , , , , , , , , , , , , , , , , , Nikunj Kela Subject: [PATCH 21/22] ARM: dt: GIC: add extended SPI specifier Date: Wed, 28 Aug 2024 13:37:20 -0700 Message-ID: <20240828203721.2751904-22-quic_nkela@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240828203721.2751904-1-quic_nkela@quicinc.com> References: <20240828203721.2751904-1-quic_nkela@quicinc.com> Precedence: bulk X-Mailing-List: linux-i2c@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nalasex01c.na.qualcomm.com (10.47.97.35) To nasanex01b.na.qualcomm.com (10.46.141.250) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: BukNh8J1_NOG2ICllLKjmEpps5vQtIgg X-Proofpoint-ORIG-GUID: BukNh8J1_NOG2ICllLKjmEpps5vQtIgg X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.28.16 definitions=2024-08-28_08,2024-08-28_01,2024-05-17_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 clxscore=1015 priorityscore=1501 impostorscore=0 suspectscore=0 lowpriorityscore=0 malwarescore=0 spamscore=0 mlxlogscore=750 mlxscore=0 bulkscore=0 phishscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2407110000 definitions=main-2408280149 Add interrupt specifier for extended SPI interrupts. Qualcomm SA8255p platform uses extended SPI for SCMI 'a2p' doorbells. Signed-off-by: Nikunj Kela --- include/dt-bindings/interrupt-controller/arm-gic.h | 1 + 1 file changed, 1 insertion(+) diff --git a/include/dt-bindings/interrupt-controller/arm-gic.h b/include/dt-bindings/interrupt-controller/arm-gic.h index 35b6f69b7db6..9c06248446b7 100644 --- a/include/dt-bindings/interrupt-controller/arm-gic.h +++ b/include/dt-bindings/interrupt-controller/arm-gic.h @@ -12,6 +12,7 @@ #define GIC_SPI 0 #define GIC_PPI 1 +#define GIC_ESPI 2 /* * Interrupt specifier cell 2. From patchwork Wed Aug 28 20:37:21 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nikunj Kela X-Patchwork-Id: 823256 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 95BF21ACE15; Wed, 28 Aug 2024 20:39:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877549; cv=none; b=MGpr2TfuHD3NJQBE+B2Pxb8xbZifUOPrfX+AouTVKdI1PzVCHg/6H9uphpULCRw8d8Fj1WIyLhwocLxABlJ+HGyVHWFdXvVpEO2dSW3FvJSAwadSA9PEiBvWVyt5HoAW0H+pskqxcC0e23KtNe9VHvUu7njG0ySPeYXCwPdTabI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1724877549; c=relaxed/simple; bh=M2E/IJ2QZE0bgUPCh5utOgVTebMr4wKZJZGm827G1+E=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=EIE/oXWkmCBNUo1ebxIT+7ocaIV8JbsOh0GUPe8DF86prMCVo0Z3zFq5DgVWengNHLQvLyNUrMPjVZiOGmyMcayeBaNPC64v0AddgkONidWRS5Cp5+PygGOzxm6bJdUR3wBsle4A6LwV3YDIWZIxqLatGsJU74cwYEY9qDsYVLo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=Od3YvSUh; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="Od3YvSUh" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 47SJM2k1031817; Wed, 28 Aug 2024 20:38:21 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= E5Y0DLzjSLHw4MAR7LPaFctJVCJ76ElOxB35II5omy8=; b=Od3YvSUhLuWkUAUQ AORgHBzPImFOT0qZtemU4bHivwR9uVwtPzT7E03SlK2TBRYfltNxn7rPUKU0V8of 3LshEt9FJJw3AbflmwHurwFoKY282ZTLV9E/cyem+o191vEXHWFalIu8TrjV+ib1 tS67mBu4hfD4IuCBulc4YtiQ19ifcSQBAQWKxhnaYaI7MF7VabIhRyXi8JQpnvIG 22Kbj7lra9rc6rIuKd3DaUf4lIc725P7Hcd+FDyDoQLBqUVLsqW/hcm8dWXj2Van kWRNB23ApkA8PP9VB62Nt9SOnB7f9Oiotl/yX8ZTuTtQ0IInR6Mc9k+x34Lzly7p 4QhYrA== Received: from nasanppmta02.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 419puw32c9-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:20 +0000 (GMT) Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com [10.46.141.250]) by NASANPPMTA02.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 47SKcJBc014960 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 28 Aug 2024 20:38:19 GMT Received: from hu-nkela-lv.qualcomm.com (10.49.16.6) by nasanex01b.na.qualcomm.com (10.46.141.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Wed, 28 Aug 2024 13:38:14 -0700 From: Nikunj Kela To: , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , , , , , , , , , , , , , , , , , , , , , , Nikunj Kela Subject: [PATCH 22/22] arm64: dts: qcom: Add reduced functional DT for SA8255p Ride platform Date: Wed, 28 Aug 2024 13:37:21 -0700 Message-ID: <20240828203721.2751904-23-quic_nkela@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240828203721.2751904-1-quic_nkela@quicinc.com> References: <20240828203721.2751904-1-quic_nkela@quicinc.com> Precedence: bulk X-Mailing-List: linux-i2c@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nalasex01c.na.qualcomm.com (10.47.97.35) To nasanex01b.na.qualcomm.com (10.46.141.250) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: ZgKXAG50SIhgcDVtC6QeYjjyzux2_6Cd X-Proofpoint-GUID: ZgKXAG50SIhgcDVtC6QeYjjyzux2_6Cd X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.28.16 definitions=2024-08-28_08,2024-08-28_01,2024-05-17_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 priorityscore=1501 malwarescore=0 bulkscore=0 mlxscore=0 lowpriorityscore=0 phishscore=0 mlxlogscore=999 suspectscore=0 adultscore=0 spamscore=0 impostorscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2407110000 definitions=main-2408280149 SA8255p Ride platform is an automotive virtual platform. This platform abstracts resources such as clocks, regulators etc. in the firmware VM. The device drivers request resources operations over SCMI using power, performance, reset and sensor protocols. Multiple virtual SCMI instances are being employed for greater parallelism. These instances are tied to devices such that devices can have dedicated SCMI channel. Firmware VM (runs SCMI platform stack) is SMP enabled and can process requests from agents in parallel. Qualcomm smc transport is used for communication between SCMI agent and platform. Let's add the reduced functional support for SA8255p Ride board. Subsequently, the support for PCIe, USB, UFS, Ethernet will be added. Co-developed-by: Shazad Hussain Signed-off-by: Shazad Hussain Signed-off-by: Nikunj Kela --- arch/arm64/boot/dts/qcom/Makefile | 1 + arch/arm64/boot/dts/qcom/sa8255p-pmics.dtsi | 80 + arch/arm64/boot/dts/qcom/sa8255p-ride.dts | 149 ++ arch/arm64/boot/dts/qcom/sa8255p-scmi.dtsi | 2312 ++++++++++++++++++ arch/arm64/boot/dts/qcom/sa8255p.dtsi | 2405 +++++++++++++++++++ 5 files changed, 4947 insertions(+) create mode 100644 arch/arm64/boot/dts/qcom/sa8255p-pmics.dtsi create mode 100644 arch/arm64/boot/dts/qcom/sa8255p-ride.dts create mode 100644 arch/arm64/boot/dts/qcom/sa8255p-scmi.dtsi create mode 100644 arch/arm64/boot/dts/qcom/sa8255p.dtsi diff --git a/arch/arm64/boot/dts/qcom/Makefile b/arch/arm64/boot/dts/qcom/Makefile index 197ab325c0b9..a4ae24e55c48 100644 --- a/arch/arm64/boot/dts/qcom/Makefile +++ b/arch/arm64/boot/dts/qcom/Makefile @@ -119,6 +119,7 @@ dtb-$(CONFIG_ARCH_QCOM) += qrb5165-rb5.dtb dtb-$(CONFIG_ARCH_QCOM) += qrb5165-rb5-vision-mezzanine.dtb dtb-$(CONFIG_ARCH_QCOM) += qru1000-idp.dtb dtb-$(CONFIG_ARCH_QCOM) += sa8155p-adp.dtb +dtb-$(CONFIG_ARCH_QCOM) += sa8255p-ride.dtb dtb-$(CONFIG_ARCH_QCOM) += sa8295p-adp.dtb dtb-$(CONFIG_ARCH_QCOM) += sa8540p-ride.dtb dtb-$(CONFIG_ARCH_QCOM) += sa8775p-ride.dtb diff --git a/arch/arm64/boot/dts/qcom/sa8255p-pmics.dtsi b/arch/arm64/boot/dts/qcom/sa8255p-pmics.dtsi new file mode 100644 index 000000000000..fb268d13b997 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/sa8255p-pmics.dtsi @@ -0,0 +1,80 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) 2024, Qualcomm Innovation Center, Inc. All rights reserved. + */ + +/ { + thermal-zones { + pmm8654au_0_thermal: pm8255-0-thermal { + polling-delay-passive = <100>; + + trips { + trip0 { + temperature = <105000>; + hysteresis = <0>; + type = "passive"; + }; + + trip1 { + temperature = <125000>; + hysteresis = <0>; + type = "critical"; + }; + }; + }; + + pmm8654au_1_thermal: pm8255-1-thermal { + polling-delay-passive = <100>; + + trips { + trip0 { + temperature = <105000>; + hysteresis = <0>; + type = "passive"; + }; + + trip1 { + temperature = <125000>; + hysteresis = <0>; + type = "critical"; + }; + }; + }; + + pmm8654au_2_thermal: pm8255-2-thermal { + polling-delay-passive = <100>; + + trips { + trip0 { + temperature = <105000>; + hysteresis = <0>; + type = "passive"; + }; + + trip1 { + temperature = <125000>; + hysteresis = <0>; + type = "critical"; + }; + }; + }; + + pmm8654au_3_thermal: pm8255-3-thermal { + polling-delay-passive = <100>; + + trips { + trip0 { + temperature = <105000>; + hysteresis = <0>; + type = "passive"; + }; + + trip1 { + temperature = <125000>; + hysteresis = <0>; + type = "critical"; + }; + }; + }; + }; +}; diff --git a/arch/arm64/boot/dts/qcom/sa8255p-ride.dts b/arch/arm64/boot/dts/qcom/sa8255p-ride.dts new file mode 100644 index 000000000000..1dc03051ad92 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/sa8255p-ride.dts @@ -0,0 +1,149 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) 2024 Qualcomm Innovation Center, Inc. All rights reserved. + */ + +/dts-v1/; + +#include + +#include "sa8255p.dtsi" +#include "sa8255p-pmics.dtsi" +#include "sa8255p-scmi.dtsi" + +/ { + model = "Qualcomm Technologies, Inc. SA8255P Ride"; + compatible = "qcom,sa8255p-ride", "qcom,sa8255p"; + + aliases { + i2c11 = &i2c11; + i2c18 = &i2c18; + serial0 = &uart10; + serial1 = &uart4; + spi16 = &spi16; + scmichannels = &scmichannels; + }; + + chosen { + stdout-path = "serial0:115200n8"; + }; +}; + +&adreno_smmu { + power-domains = <&scmi15_pd 0>; + + status = "okay"; +}; + +&gpll0_board_clk { + clock-frequency = <300000000>; +}; + +&i2c11 { + clock-frequency = <400000>; + power-domains = <&scmi9_pd 11>; + + status = "okay"; +}; + +&i2c18 { + clock-frequency = <400000>; + power-domains = <&scmi9_pd 18>; + + status = "okay"; +}; + +&pmm8654au_0_thermal { + thermal-sensors = <&scmi23_sensor 0>; +}; + +&pmm8654au_1_thermal { + thermal-sensors = <&scmi23_sensor 1>; +}; + +&pmm8654au_2_thermal { + thermal-sensors = <&scmi23_sensor 2>; +}; + +&pmm8654au_3_thermal { + thermal-sensors = <&scmi23_sensor 3>; +}; + +&qupv3_id_0 { + status = "okay"; +}; + +&qupv3_id_1 { + status = "okay"; +}; + +&qupv3_id_2 { + status = "okay"; +}; + +&scmi9 { + status = "okay"; +}; + +&scmi10 { + status = "okay"; +}; + +&scmi11 { + status = "okay"; +}; + +&scmi15 { + status = "okay"; +}; + +&scmi23 { + status = "okay"; +}; + +&sleep_clk { + clock-frequency = <32000>; +}; + +&spi16 { + power-domains = <&scmi10_pd 16>, <&scmi10_dvfs 16>; + power-domain-names = "power", "perf"; + + status = "okay"; +}; + +&tlmm { + ethernet0_default: ethernet0-default-state { + ethernet0_mdc: ethernet0-mdc-pins { + pins = "gpio8"; + function = "emac0_mdc"; + drive-strength = <16>; + bias-pull-up; + }; + + ethernet0_mdio: ethernet0-mdio-pins { + pins = "gpio9"; + function = "emac0_mdio"; + drive-strength = <16>; + bias-pull-up; + }; + }; +}; + +&uart4 { + power-domains = <&scmi11_pd 4>, <&scmi11_dvfs 4>; + power-domain-names = "power", "perf"; + + status = "okay"; +}; + +&uart10 { + power-domains = <&scmi11_pd 10>, <&scmi11_dvfs 10>; + power-domain-names = "power", "perf"; + + status = "okay"; +}; + +&xo_board_clk { + clock-frequency = <38400000>; +}; diff --git a/arch/arm64/boot/dts/qcom/sa8255p-scmi.dtsi b/arch/arm64/boot/dts/qcom/sa8255p-scmi.dtsi new file mode 100644 index 000000000000..1e2db91711c6 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/sa8255p-scmi.dtsi @@ -0,0 +1,2312 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) 2024 Qualcomm Innovation Center, Inc. All rights reserved. + */ + +#include + +&firmware { + scmi0: scmi0 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem0>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi0_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi0_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi0_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi1: scmi1 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem1>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi1_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi1_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi1_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi2: scmi2 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem2>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi2_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi2_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi2_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi3: scmi3 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem3>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi3_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi3_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi3_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi4: scmi4 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem4>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi4_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi4_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi4_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi5: scmi5 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem5>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi5_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi5_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi5_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi6: scmi6 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem6>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi6_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi6_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi6_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi7: scmi7 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem7>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi7_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi7_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi7_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi8: scmi8 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem8>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi8_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi8_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi8_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi9: scmi9 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem9>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi9_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi9_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi9_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi10: scmi10 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem10>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi10_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi10_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi10_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi11: scmi11 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem11>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi11_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi11_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi11_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi12: scmi12 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem12>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi12_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi12_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi12_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi13: scmi13 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem13>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi13_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi13_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi13_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi14: scmi14 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem14>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi14_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi14_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi14_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi15: scmi15 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem15>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi15_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi15_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi15_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi16: scmi16 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem16>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi16_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi16_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi16_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi17: scmi17 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem17>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi17_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi17_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi17_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi18: scmi18 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem18>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi18_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi18_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi18_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi19: scmi19 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem19>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi19_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi19_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi19_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi20: scmi20 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem20>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi20_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi20_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi20_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi21: scmi21 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem21>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi21_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi21_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi21_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi22: scmi22 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem22>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi22_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi22_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi22_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi23: scmi23 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem23>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi23_sensor: protocol@15 { + reg = <0x15>; + #thermal-sensor-cells = <1>; + }; + }; + + scmi24: scmi24 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem24>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi24_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi24_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi24_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi25: scmi25 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem25>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi25_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi25_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi25_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi26: scmi26 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem26>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi26_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi26_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi26_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi27: scmi27 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem27>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi27_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi27_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi27_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi28: scmi28 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem28>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi28_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi28_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi28_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi29: scmi29 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem29>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi29_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi29_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi29_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi30: scmi30 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem30>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi30_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi30_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi30_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi31: scmi31 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem31>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi31_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi31_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi31_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi32: scmi32 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem32>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi32_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi32_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi32_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi33: scmi33 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem33>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi33_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi33_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi33_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi34: scmi34 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem34>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi34_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi34_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi34_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi35: scmi35 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem35>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi35_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi35_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi35_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi36: scmi36 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem36>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi36_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi36_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi36_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi37: scmi37 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem37>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi37_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi37_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi37_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi38: scmi38 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem38>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi38_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi38_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi38_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi39: scmi39 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem39>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi39_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi39_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi39_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi40: scmi40 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem40>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi40_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi40_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi40_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi41: scmi41 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem41>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi41_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi41_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi41_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi42: scmi42 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem42>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi42_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi42_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi42_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi43: scmi43 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem43>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi43_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi43_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi43_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi44: scmi44 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem44>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi44_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi44_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi44_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi45: scmi45 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem45>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi45_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi45_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi45_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi46: scmi46 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem46>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi46_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi46_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi46_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi47: scmi47 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem47>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi47_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi47_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi47_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi48: scmi48 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem48>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi48_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi48_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi48_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi49: scmi49 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem49>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi49_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi49_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi49_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi50: scmi50 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem50>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi50_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi50_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi50_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi51: scmi51 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem51>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi51_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi51_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi51_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi52: scmi52 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem52>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi52_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi52_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi52_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi53: scmi53 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem53>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi53_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi53_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi53_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi54: scmi54 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem54>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi54_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi54_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi54_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi55: scmi55 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem55>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi55_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi55_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi55_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi56: scmi56 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem56>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi56_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi56_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi56_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi57: scmi57 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem57>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi57_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi57_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi57_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi58: scmi58 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem58>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi58_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi58_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi58_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi59: scmi59 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem59>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi59_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi59_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi59_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi60: scmi60 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem60>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi60_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi60_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi60_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi61: scmi61 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem61>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi61_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi61_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi61_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi62: scmi62 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem62>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi62_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi62_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi62_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; + + scmi63: scmi63 { + compatible = "qcom,scmi-smc"; + arm,smc-id = <0xc6008012>; + shmem = <&shmem63>; + + interrupts = ; + interrupt-names = "a2p"; + + max-rx-timeout-ms = <3000>; + + status = "disabled"; + + #address-cells = <1>; + #size-cells = <0>; + + scmi63_pd: protocol@11 { + reg = <0x11>; + #power-domain-cells = <1>; + }; + + scmi63_dvfs: protocol@13 { + reg = <0x13>; + #power-domain-cells = <1>; + }; + + scmi63_rst: protocol@16 { + reg = <0x16>; + #reset-cells = <1>; + }; + }; +}; + +&soc { + scmichannels: sram@d0000000 { + #address-cells = <1>; + #size-cells = <1>; + compatible = "mmio-sram"; + reg = <0x0 0xd0000000 0x0 0x40000>; + ranges = <0x0 0x0 0x0 0xffffffff>; + + shmem0: scmi-sram@d0000000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0000000 0x1000>; + }; + + shmem1: scmi-sram@d0001000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0001000 0x1000>; + }; + + shmem2: scmi-sram@d0002000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0002000 0x1000>; + }; + + shmem3: scmi-sram@d0003000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0003000 0x1000>; + }; + + shmem4: scmi-sram@d0004000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0004000 0x1000>; + }; + + shmem5: scmi-sram@d0005000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0005000 0x1000>; + }; + + shmem6: scmi-sram@d0006000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0006000 0x1000>; + }; + + shmem7: scmi-sram@d0007000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0007000 0x1000>; + }; + + shmem8: scmi-sram@d0008000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0008000 0x1000>; + }; + + shmem9: scmi-sram@d0009000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0009000 0x1000>; + }; + + shmem10: scmi-sram@d000a000 { + compatible = "arm,scmi-shmem"; + reg = <0xd000a000 0x1000>; + }; + + shmem11: scmi-sram@d000b000 { + compatible = "arm,scmi-shmem"; + reg = <0xd000b000 0x1000>; + }; + + shmem12: scmi-sram@d000c000 { + compatible = "arm,scmi-shmem"; + reg = <0xd000c000 0x1000>; + }; + + shmem13: scmi-sram@d000d000 { + compatible = "arm,scmi-shmem"; + reg = <0xd000d000 0x1000>; + }; + + shmem14: scmi-sram@d000e000 { + compatible = "arm,scmi-shmem"; + reg = <0xd000e000 0x1000>; + }; + + shmem15: scmi-sram@d000f000 { + compatible = "arm,scmi-shmem"; + reg = <0xd000f000 0x1000>; + }; + + shmem16: scmi-sram@d0010000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0010000 0x1000>; + }; + + shmem17: scmi-sram@d0011000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0011000 0x1000>; + }; + + shmem18: scmi-sram@d0012000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0012000 0x1000>; + }; + + shmem19: scmi-sram@d0013000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0013000 0x1000>; + }; + + shmem20: scmi-sram@d0014000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0014000 0x1000>; + }; + + shmem21: scmi-sram@d0015000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0015000 0x1000>; + }; + + shmem22: scmi-sram@d0016000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0016000 0x1000>; + }; + + shmem23: scmi-sram@d0017000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0017000 0x1000>; + }; + + shmem24: scmi-sram@d0018000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0018000 0x1000>; + }; + + shmem25: scmi-sram@d0019000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0019000 0x1000>; + }; + + shmem26: scmi-sram@d001a000 { + compatible = "arm,scmi-shmem"; + reg = <0xd001a000 0x1000>; + }; + + shmem27: scmi-sram@d001b000 { + compatible = "arm,scmi-shmem"; + reg = <0xd001b000 0x1000>; + }; + + shmem28: scmi-sram@d001c000 { + compatible = "arm,scmi-shmem"; + reg = <0xd001c000 0x1000>; + }; + + shmem29: scmi-sram@d001d000 { + compatible = "arm,scmi-shmem"; + reg = <0xd001d000 0x1000>; + }; + + shmem30: scmi-sram@d001e000 { + compatible = "arm,scmi-shmem"; + reg = <0xd001e000 0x1000>; + }; + + shmem31: scmi-sram@d001f000 { + compatible = "arm,scmi-shmem"; + reg = <0xd001f000 0x1000>; + }; + + shmem32: scmi-sram@d0020000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0020000 0x1000>; + }; + + shmem33: scmi-sram@d0021000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0021000 0x1000>; + }; + + shmem34: scmi-sram@d0022000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0022000 0x1000>; + }; + + shmem35: scmi-sram@d0023000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0023000 0x1000>; + }; + + shmem36: scmi-sram@d0024000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0024000 0x1000>; + }; + + shmem37: scmi-sram@d0025000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0025000 0x1000>; + }; + + shmem38: scmi-sram@d0026000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0026000 0x1000>; + }; + + shmem39: scmi-sram@d0027000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0027000 0x1000>; + }; + + shmem40: scmi-sram@d0028000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0028000 0x1000>; + }; + + shmem41: scmi-sram@d0029000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0029000 0x1000>; + }; + + shmem42: scmi-sram@d002a000 { + compatible = "arm,scmi-shmem"; + reg = <0xd002a000 0x1000>; + }; + + shmem43: scmi-sram@d002b000 { + compatible = "arm,scmi-shmem"; + reg = <0xd002b000 0x1000>; + }; + + shmem44: scmi-sram@d002c000 { + compatible = "arm,scmi-shmem"; + reg = <0xd002c000 0x1000>; + }; + + shmem45: scmi-sram@d002d000 { + compatible = "arm,scmi-shmem"; + reg = <0xd002d000 0x1000>; + }; + + shmem46: scmi-sram@d002e000 { + compatible = "arm,scmi-shmem"; + reg = <0xd002e000 0x1000>; + }; + + shmem47: scmi-sram@d002f000 { + compatible = "arm,scmi-shmem"; + reg = <0xd002f000 0x1000>; + }; + + shmem48: scmi-sram@d0030000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0030000 0x1000>; + }; + + shmem49: scmi-sram@d0031000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0031000 0x1000>; + }; + + shmem50: scmi-sram@d0032000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0032000 0x1000>; + }; + + shmem51: scmi-sram@d0033000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0033000 0x1000>; + }; + + shmem52: scmi-sram@d0034000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0034000 0x1000>; + }; + + shmem53: scmi-sram@d0035000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0035000 0x1000>; + }; + + shmem54: scmi-sram@d0036000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0036000 0x1000>; + }; + + shmem55: scmi-sram@d0037000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0037000 0x1000>; + }; + + shmem56: scmi-sram@d0038000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0038000 0x1000>; + }; + + shmem57: scmi-sram@d0039000 { + compatible = "arm,scmi-shmem"; + reg = <0xd0039000 0x1000>; + }; + + shmem58: scmi-sram@d003a000 { + compatible = "arm,scmi-shmem"; + reg = <0xd003a000 0x1000>; + }; + + shmem59: scmi-sram@d003b000 { + compatible = "arm,scmi-shmem"; + reg = <0xd003b000 0x1000>; + }; + + shmem60: scmi-sram@d003c000 { + compatible = "arm,scmi-shmem"; + reg = <0xd003c000 0x1000>; + }; + + shmem61: scmi-sram@d003d000 { + compatible = "arm,scmi-shmem"; + reg = <0xd003d000 0x1000>; + }; + + shmem62: scmi-sram@d003e000 { + compatible = "arm,scmi-shmem"; + reg = <0xd003e000 0x1000>; + }; + + shmem63: scmi-sram@d003f000 { + compatible = "arm,scmi-shmem"; + reg = <0xd003f000 0x1000>; + }; + }; +}; diff --git a/arch/arm64/boot/dts/qcom/sa8255p.dtsi b/arch/arm64/boot/dts/qcom/sa8255p.dtsi new file mode 100644 index 000000000000..c354f76ffa5e --- /dev/null +++ b/arch/arm64/boot/dts/qcom/sa8255p.dtsi @@ -0,0 +1,2405 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) 2024 Qualcomm Innovation Center, Inc. All rights reserved. + */ + +#include +#include + +/ { + interrupt-parent = <&intc>; + + #address-cells = <2>; + #size-cells = <2>; + + clocks { + xo_board_clk: xo-board-clk { + compatible = "fixed-clock"; + #clock-cells = <0>; + }; + + sleep_clk: sleep-clk { + compatible = "fixed-clock"; + #clock-cells = <0>; + }; + + gpll0_board_clk: gpll0-board-clk { + compatible = "fixed-clock"; + #clock-cells = <0>; + }; + + bi_tcxo_div2: bi-tcxo-div2-clk { + compatible = "fixed-factor-clock"; + clocks = <&xo_board_clk>; + clock-mult = <1>; + clock-div = <2>; + #clock-cells = <0>; + }; + }; + + cpus { + #address-cells = <2>; + #size-cells = <0>; + + CPU0: cpu@0 { + device_type = "cpu"; + compatible = "qcom,kryo"; + reg = <0x0 0x0>; + enable-method = "psci"; + qcom,freq-domain = <&cpufreq_hw 0>; + next-level-cache = <&L2_0>; + L2_0: l2-cache { + compatible = "cache"; + cache-level = <2>; + cache-unified; + next-level-cache = <&L3_0>; + L3_0: l3-cache { + compatible = "cache"; + cache-level = <3>; + cache-unified; + }; + }; + }; + + CPU1: cpu@100 { + device_type = "cpu"; + compatible = "qcom,kryo"; + reg = <0x0 0x100>; + enable-method = "psci"; + qcom,freq-domain = <&cpufreq_hw 0>; + next-level-cache = <&L2_1>; + L2_1: l2-cache { + compatible = "cache"; + cache-level = <2>; + cache-unified; + next-level-cache = <&L3_0>; + }; + }; + + CPU2: cpu@200 { + device_type = "cpu"; + compatible = "qcom,kryo"; + reg = <0x0 0x200>; + enable-method = "psci"; + qcom,freq-domain = <&cpufreq_hw 0>; + next-level-cache = <&L2_2>; + L2_2: l2-cache { + compatible = "cache"; + cache-level = <2>; + cache-unified; + next-level-cache = <&L3_0>; + }; + }; + + CPU3: cpu@300 { + device_type = "cpu"; + compatible = "qcom,kryo"; + reg = <0x0 0x300>; + enable-method = "psci"; + qcom,freq-domain = <&cpufreq_hw 0>; + next-level-cache = <&L2_3>; + L2_3: l2-cache { + compatible = "cache"; + cache-level = <2>; + cache-unified; + next-level-cache = <&L3_0>; + }; + }; + + CPU4: cpu@10000 { + device_type = "cpu"; + compatible = "qcom,kryo"; + reg = <0x0 0x10000>; + enable-method = "psci"; + qcom,freq-domain = <&cpufreq_hw 1>; + next-level-cache = <&L2_4>; + L2_4: l2-cache { + compatible = "cache"; + cache-level = <2>; + cache-unified; + next-level-cache = <&L3_1>; + L3_1: l3-cache { + compatible = "cache"; + cache-level = <3>; + cache-unified; + }; + + }; + }; + + CPU5: cpu@10100 { + device_type = "cpu"; + compatible = "qcom,kryo"; + reg = <0x0 0x10100>; + enable-method = "psci"; + qcom,freq-domain = <&cpufreq_hw 1>; + next-level-cache = <&L2_5>; + L2_5: l2-cache { + compatible = "cache"; + cache-level = <2>; + cache-unified; + next-level-cache = <&L3_1>; + }; + }; + + CPU6: cpu@10200 { + device_type = "cpu"; + compatible = "qcom,kryo"; + reg = <0x0 0x10200>; + enable-method = "psci"; + qcom,freq-domain = <&cpufreq_hw 1>; + next-level-cache = <&L2_6>; + L2_6: l2-cache { + compatible = "cache"; + cache-level = <2>; + cache-unified; + next-level-cache = <&L3_1>; + }; + }; + + CPU7: cpu@10300 { + device_type = "cpu"; + compatible = "qcom,kryo"; + reg = <0x0 0x10300>; + enable-method = "psci"; + qcom,freq-domain = <&cpufreq_hw 1>; + next-level-cache = <&L2_7>; + L2_7: l2-cache { + compatible = "cache"; + cache-level = <2>; + cache-unified; + next-level-cache = <&L3_1>; + }; + }; + + cpu-map { + cluster0 { + core0 { + cpu = <&CPU0>; + }; + + core1 { + cpu = <&CPU1>; + }; + + core2 { + cpu = <&CPU2>; + }; + + core3 { + cpu = <&CPU3>; + }; + }; + + cluster1 { + core0 { + cpu = <&CPU4>; + }; + + core1 { + cpu = <&CPU5>; + }; + + core2 { + cpu = <&CPU6>; + }; + + core3 { + cpu = <&CPU7>; + }; + }; + }; + }; + + firmware: firmware { + scm { + compatible = "qcom,scm-sa8255p", "qcom,scm"; + memory-region = <&tz_ffi_mem>; + qcom,dload-mode = <&tcsr 0x13000>; + }; + }; + + memory@80000000 { + device_type = "memory"; + reg = <0x0 0x80000000 0x0 0x0>; + }; + + pmu { + compatible = "arm,armv8-pmuv3"; + interrupts = ; + }; + + psci { + compatible = "arm,psci-1.0"; + method = "smc"; + }; + + reserved-memory { + #address-cells = <2>; + #size-cells = <2>; + ranges; + + sail_ss_mem: sail-ss@80000000 { + reg = <0x0 0x80000000 0x0 0x10000000>; + no-map; + }; + + hyp_mem: hyp@90000000 { + reg = <0x0 0x90000000 0x0 0x600000>; + no-map; + }; + + xbl_boot_mem: xbl-boot@90600000 { + reg = <0x0 0x90600000 0x0 0x200000>; + no-map; + }; + + aop_image_mem: aop-image@90800000 { + reg = <0x0 0x90800000 0x0 0x60000>; + no-map; + }; + + aop_cmd_db_mem: aop-cmd-db@90860000 { + compatible = "qcom,cmd-db"; + reg = <0x0 0x90860000 0x0 0x20000>; + no-map; + }; + + uefi_log: uefi-log@908b0000 { + reg = <0x0 0x908b0000 0x0 0x10000>; + no-map; + }; + + ddr_training_checksum: ddr-training-checksum@908c0000 { + reg = <0x0 0x908c0000 0x0 0x1000>; + no-map; + }; + + reserved_mem: reserved@908f0000 { + reg = <0x0 0x908f0000 0x0 0xe000>; + no-map; + }; + + secdata_apss_mem: secdata-apss@908fe000 { + reg = <0x0 0x908fe000 0x0 0x2000>; + no-map; + }; + + smem_mem: smem@90900000 { + compatible = "qcom,smem"; + reg = <0x0 0x90900000 0x0 0x200000>; + no-map; + hwlocks = <&tcsr_mutex 3>; + }; + + tz_sail_mailbox_mem: tz-sail-mailbox@90c00000 { + reg = <0x0 0x90c00000 0x0 0x100000>; + no-map; + }; + + sail_mailbox_mem: sail-ss@90d00000 { + reg = <0x0 0x90d00000 0x0 0x100000>; + no-map; + }; + + sail_ota_mem: sail-ss@90e00000 { + reg = <0x0 0x90e00000 0x0 0x300000>; + no-map; + }; + + aoss_backup_mem: aoss-backup@91b00000 { + reg = <0x0 0x91b00000 0x0 0x40000>; + no-map; + }; + + cpucp_backup_mem: cpucp-backup@91b40000 { + reg = <0x0 0x91b40000 0x0 0x40000>; + no-map; + }; + + tz_config_backup_mem: tz-config-backup@91b80000 { + reg = <0x0 0x91b80000 0x0 0x10000>; + no-map; + }; + + ddr_training_data_mem: ddr-training-data@91b90000 { + reg = <0x0 0x91b90000 0x0 0x10000>; + no-map; + }; + + cdt_data_backup_mem: cdt-data-backup@91ba0000 { + reg = <0x0 0x91ba0000 0x0 0x1000>; + no-map; + }; + + tz_ffi_mem: tz-ffi@91c00000 { + compatible = "shared-dma-pool"; + reg = <0x0 0x91c00000 0x0 0x1400000>; + no-map; + }; + + lpass_machine_learning_mem: lpass-machine-learning@93b00000 { + reg = <0x0 0x93b00000 0x0 0xf00000>; + no-map; + }; + + adsp_rpc_remote_heap_mem: adsp-rpc-remote-heap@94a00000 { + reg = <0x0 0x94a00000 0x0 0x800000>; + no-map; + }; + + pil_camera_mem: pil-camera@95200000 { + reg = <0x0 0x95200000 0x0 0x500000>; + no-map; + }; + + pil_adsp_mem: pil-adsp@95c00000 { + reg = <0x0 0x95c00000 0x0 0x1e00000>; + no-map; + }; + + pil_gdsp0_mem: pil-gdsp0@97b00000 { + reg = <0x0 0x97b00000 0x0 0x1e00000>; + no-map; + }; + + pil_gdsp1_mem: pil-gdsp1@99900000 { + reg = <0x0 0x99900000 0x0 0x1e00000>; + no-map; + }; + + pil_cdsp0_mem: pil-cdsp0@9b800000 { + reg = <0x0 0x9b800000 0x0 0x1e00000>; + no-map; + }; + + pil_gpu_mem: pil-gpu@9d600000 { + reg = <0x0 0x9d600000 0x0 0x2000>; + no-map; + }; + + pil_cdsp1_mem: pil-cdsp1@9d700000 { + reg = <0x0 0x9d700000 0x0 0x1e00000>; + no-map; + }; + + pil_cvp_mem: pil-cvp@9f500000 { + reg = <0x0 0x9f500000 0x0 0x700000>; + no-map; + }; + + pil_video_mem: pil-video@9fc00000 { + reg = <0x0 0x9fc00000 0x0 0x700000>; + no-map; + }; + + audio_mdf_mem: audio-mdf-region@ae000000 { + reg = <0x0 0xae000000 0x0 0x1000000>; + no-map; + }; + + firmware_mem: firmware-region@b0000000 { + reg = <0x0 0xb0000000 0x0 0x800000>; + no-map; + }; + + hyptz_reserved_mem: hyptz-reserved@beb00000 { + reg = <0x0 0xbeb00000 0x0 0x11500000>; + no-map; + }; + + scmi_mem: scmi-region@d0000000 { + reg = <0x0 0xd0000000 0x0 0x40000>; + no-map; + }; + + firmware_logs_mem: firmware-logs@d0040000 { + reg = <0x0 0xd0040000 0x0 0x10000>; + no-map; + }; + + firmware_audio_mem: firmware-audio@d0050000 { + reg = <0x0 0xd0050000 0x0 0x4000>; + no-map; + }; + + firmware_reserved_mem: firmware-reserved@d0054000 { + reg = <0x0 0xd0054000 0x0 0x9c000>; + no-map; + }; + + firmware_quantum_test_mem: firmware-quantum-test@d00f0000 { + reg = <0x0 0xd00f0000 0x0 0x10000>; + no-map; + }; + + tags_mem: tags@d0100000 { + reg = <0x0 0xd0100000 0x0 0x1200000>; + no-map; + }; + + qtee_mem: qtee@d1300000 { + reg = <0x0 0xd1300000 0x0 0x500000>; + no-map; + }; + + deepsleep_backup_mem: deepsleep-backup@d1800000 { + reg = <0x0 0xd1800000 0x0 0x100000>; + no-map; + }; + + trusted_apps_mem: trusted-apps@d1900000 { + reg = <0x0 0xd1900000 0x0 0x3800000>; + no-map; + }; + + tz_stat_mem: tz-stat@db100000 { + reg = <0x0 0xdb100000 0x0 0x100000>; + no-map; + }; + + cpucp_fw_mem: cpucp-fw@db200000 { + reg = <0x0 0xdb200000 0x0 0x100000>; + no-map; + }; + + cma: linux,cma { + compatible = "shared-dma-pool"; + alloc-ranges = <0x0 0x00000000 0x0 0xdfffffff>; + reusable; + alignment = <0x0 0x400000>; + size = <0x0 0x2000000>; + linux,cma-default; + }; + }; + + soc: soc@0 { + compatible = "simple-bus"; + #address-cells = <2>; + #size-cells = <2>; + ranges = <0 0 0 0 0x10 0>; + + ipcc0: mailbox@408000 { + compatible = "qcom,sa8255p-ipcc", "qcom,ipcc"; + reg = <0x0 0x00408000 0x0 0x1000>; + interrupts = ; + interrupt-controller; + #interrupt-cells = <3>; + #mbox-cells = <2>; + }; + + ipcc1: mailbox@488000 { + compatible = "qcom,sa8255p-ipcc", "qcom,ipcc"; + reg = <0x0 0x00488000 0x0 0x1000>; + interrupts = ; + interrupt-controller; + #interrupt-cells = <3>; + #mbox-cells = <2>; + status = "disabled"; + }; + + qupv3_id_2: geniqup@8c0000 { + compatible = "qcom,sa8255p-geni-se-qup"; + reg = <0x0 0x008c0000 0x0 0x6000>; + ranges; + iommus = <&apps_smmu 0x5a3 0x0>; + #address-cells = <2>; + #size-cells = <2>; + status = "disabled"; + + i2c14: i2c@880000 { + compatible = "qcom,sa8255p-geni-i2c"; + reg = <0x0 0x880000 0x0 0x4000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + status = "disabled"; + }; + + spi14: spi@880000 { + compatible = "qcom,sa8255p-geni-spi"; + reg = <0x0 0x880000 0x0 0x4000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + status = "disabled"; + }; + + uart14: serial@880000 { + compatible = "qcom,sa8255p-geni-uart"; + reg = <0x0 0x00880000 0x0 0x4000>; + interrupts = ; + status = "disabled"; + }; + + i2c15: i2c@884000 { + compatible = "qcom,sa8255p-geni-i2c"; + reg = <0x0 0x884000 0x0 0x4000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + status = "disabled"; + }; + + spi15: spi@884000 { + compatible = "qcom,sa8255p-geni-spi"; + reg = <0x0 0x884000 0x0 0x4000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + status = "disabled"; + }; + + uart15: serial@884000 { + compatible = "qcom,sa8255p-geni-uart"; + reg = <0x0 0x00884000 0x0 0x4000>; + interrupts = ; + status = "disabled"; + }; + + i2c16: i2c@888000 { + compatible = "qcom,sa8255p-geni-i2c"; + reg = <0x0 0x888000 0x0 0x4000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + status = "disabled"; + }; + + spi16: spi@888000 { + compatible = "qcom,sa8255p-geni-spi"; + reg = <0x0 0x00888000 0x0 0x4000>; + interrupts = ; + #address-cells = <1>; + #size-cells = <0>; + status = "disabled"; + }; + + uart16: serial@888000 { + compatible = "qcom,sa8255p-geni-uart"; + reg = <0x0 0x00888000 0x0 0x4000>; + interrupts = ; + status = "disabled"; + }; + + i2c17: i2c@88c000 { + compatible = "qcom,sa8255p-geni-i2c"; + reg = <0x0 0x88c000 0x0 0x4000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + status = "disabled"; + }; + + spi17: spi@88c000 { + compatible = "qcom,sa8255p-geni-spi"; + reg = <0x0 0x88c000 0x0 0x4000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + status = "disabled"; + }; + + uart17: serial@88c000 { + compatible = "qcom,sa8255p-geni-uart"; + reg = <0x0 0x0088c000 0x0 0x4000>; + interrupts = ; + status = "disabled"; + }; + + i2c18: i2c@890000 { + compatible = "qcom,sa8255p-geni-i2c"; + reg = <0x0 0x00890000 0x0 0x4000>; + interrupts = ; + #address-cells = <1>; + #size-cells = <0>; + status = "disabled"; + }; + + spi18: spi@890000 { + compatible = "qcom,sa8255p-geni-spi"; + reg = <0x0 0x890000 0x0 0x4000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + status = "disabled"; + }; + + uart18: serial@890000 { + compatible = "qcom,sa8255p-geni-uart"; + reg = <0x0 0x00890000 0x0 0x4000>; + interrupts = ; + status = "disabled"; + }; + + i2c19: i2c@894000 { + compatible = "qcom,sa8255p-geni-i2c"; + reg = <0x0 0x894000 0x0 0x4000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + status = "disabled"; + }; + + spi19: spi@894000 { + compatible = "qcom,sa8255p-geni-spi"; + reg = <0x0 0x894000 0x0 0x4000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + status = "disabled"; + }; + + uart19: serial@894000 { + compatible = "qcom,sa8255p-geni-uart"; + reg = <0x0 0x00894000 0x0 0x4000>; + interrupts = ; + status = "disabled"; + }; + + i2c20: i2c@898000 { + compatible = "qcom,sa8255p-geni-i2c"; + reg = <0x0 0x898000 0x0 0x4000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + status = "disabled"; + }; + + spi20: spi@898000 { + compatible = "qcom,sa8255p-geni-spi"; + reg = <0x0 0x898000 0x0 0x4000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + status = "disabled"; + }; + + uart20: serial@898000 { + compatible = "qcom,sa8255p-geni-uart"; + reg = <0x0 0x00898000 0x0 0x4000>; + interrupts = ; + status = "disabled"; + }; + }; + + qupv3_id_0: geniqup@9c0000 { + compatible = "qcom,sa8255p-geni-se-qup"; + reg = <0x0 0x9c0000 0x0 0x6000>; + #address-cells = <2>; + #size-cells = <2>; + ranges; + iommus = <&apps_smmu 0x403 0x0>; + status = "disabled"; + + i2c0: i2c@980000 { + compatible = "qcom,sa8255p-geni-i2c"; + reg = <0x0 0x980000 0x0 0x4000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + status = "disabled"; + }; + + spi0: spi@980000 { + compatible = "qcom,sa8255p-geni-spi"; + reg = <0x0 0x980000 0x0 0x4000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + status = "disabled"; + }; + + uart0: serial@980000 { + compatible = "qcom,sa8255p-geni-uart"; + reg = <0x0 0x980000 0x0 0x4000>; + interrupts = ; + status = "disabled"; + }; + + i2c1: i2c@984000 { + compatible = "qcom,sa8255p-geni-i2c"; + reg = <0x0 0x984000 0x0 0x4000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + status = "disabled"; + }; + + spi1: spi@984000 { + compatible = "qcom,sa8255p-geni-spi"; + reg = <0x0 0x984000 0x0 0x4000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + status = "disabled"; + }; + + uart1: serial@984000 { + compatible = "qcom,sa8255p-geni-uart"; + reg = <0x0 0x984000 0x0 0x4000>; + interrupts = ; + status = "disabled"; + }; + + i2c2: i2c@988000 { + compatible = "qcom,sa8255p-geni-i2c"; + reg = <0x0 0x988000 0x0 0x4000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + status = "disabled"; + }; + + spi2: spi@988000 { + compatible = "qcom,sa8255p-geni-spi"; + reg = <0x0 0x988000 0x0 0x4000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + status = "disabled"; + }; + + uart2: serial@988000 { + compatible = "qcom,sa8255p-geni-uart"; + reg = <0x0 0x988000 0x0 0x4000>; + interrupts = ; + status = "disabled"; + }; + + i2c3: i2c@98c000 { + compatible = "qcom,sa8255p-geni-i2c"; + reg = <0x0 0x98c000 0x0 0x4000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + status = "disabled"; + }; + + spi3: spi@98c000 { + compatible = "qcom,sa8255p-geni-spi"; + reg = <0x0 0x98c000 0x0 0x4000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + status = "disabled"; + }; + + uart3: serial@98c000 { + compatible = "qcom,sa8255p-geni-uart"; + reg = <0x0 0x98c000 0x0 0x4000>; + interrupts = ; + status = "disabled"; + }; + + i2c4: i2c@990000 { + compatible = "qcom,sa8255p-geni-i2c"; + reg = <0x0 0x990000 0x0 0x4000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + status = "disabled"; + }; + + spi4: spi@990000 { + compatible = "qcom,sa8255p-geni-spi"; + reg = <0x0 0x990000 0x0 0x4000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + status = "disabled"; + }; + + uart4: serial@990000 { + compatible = "qcom,sa8255p-geni-uart"; + reg = <0x0 0x990000 0x0 0x4000>; + interrupts = ; + status = "disabled"; + }; + + i2c5: i2c@994000 { + compatible = "qcom,sa8255p-geni-i2c"; + reg = <0x0 0x994000 0x0 0x4000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + status = "disabled"; + }; + + spi5: spi@994000 { + compatible = "qcom,sa8255p-geni-spi"; + reg = <0x0 0x994000 0x0 0x4000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + status = "disabled"; + }; + + uart5: serial@994000 { + compatible = "qcom,sa8255p-geni-uart"; + reg = <0x0 0x994000 0x0 0x4000>; + interrupts = ; + status = "disabled"; + }; + }; + + qupv3_id_1: geniqup@ac0000 { + compatible = "qcom,sa8255p-geni-se-qup"; + reg = <0x0 0x00ac0000 0x0 0x6000>; + #address-cells = <2>; + #size-cells = <2>; + ranges; + iommus = <&apps_smmu 0x443 0x0>; + status = "disabled"; + + i2c7: i2c@a80000 { + compatible = "qcom,sa8255p-geni-i2c"; + reg = <0x0 0xa80000 0x0 0x4000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + status = "disabled"; + }; + + spi7: spi@a80000 { + compatible = "qcom,sa8255p-geni-spi"; + reg = <0x0 0xa80000 0x0 0x4000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + status = "disabled"; + }; + + uart7: serial@a80000 { + compatible = "qcom,sa8255p-geni-uart"; + reg = <0x0 0x00a80000 0x0 0x4000>; + interrupts = ; + status = "disabled"; + }; + + i2c8: i2c@a84000 { + compatible = "qcom,sa8255p-geni-i2c"; + reg = <0x0 0xa84000 0x0 0x4000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + status = "disabled"; + }; + + spi8: spi@a84000 { + compatible = "qcom,sa8255p-geni-spi"; + reg = <0x0 0xa84000 0x0 0x4000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + status = "disabled"; + }; + + uart8: serial@a84000 { + compatible = "qcom,sa8255p-geni-uart"; + reg = <0x0 0x00a84000 0x0 0x4000>; + interrupts = ; + status = "disabled"; + }; + + i2c9: i2c@a88000 { + compatible = "qcom,sa8255p-geni-i2c"; + reg = <0x0 0xa88000 0x0 0x4000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + status = "disabled"; + }; + + spi9: spi@a88000 { + compatible = "qcom,sa8255p-geni-spi"; + reg = <0x0 0xa88000 0x0 0x4000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + status = "disabled"; + }; + + uart9: serial@a88000 { + compatible = "qcom,sa8255p-geni-uart"; + reg = <0x0 0xa88000 0x0 0x4000>; + interrupts = ; + status = "disabled"; + }; + + i2c10: i2c@a8c000 { + compatible = "qcom,sa8255p-geni-i2c"; + reg = <0x0 0xa8c000 0x0 0x4000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + status = "disabled"; + }; + + spi10: spi@a8c000 { + compatible = "qcom,sa8255p-geni-spi"; + reg = <0x0 0xa8c000 0x0 0x4000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + status = "disabled"; + }; + + uart10: serial@a8c000 { + compatible = "qcom,sa8255p-geni-debug-uart"; + reg = <0x0 0x00a8c000 0x0 0x4000>; + interrupts = ; + status = "disabled"; + }; + + i2c11: i2c@a90000 { + compatible = "qcom,sa8255p-geni-i2c"; + reg = <0x0 0xa90000 0x0 0x4000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + status = "disabled"; + }; + + spi11: spi@a90000 { + compatible = "qcom,sa8255p-geni-spi"; + reg = <0x0 0xa90000 0x0 0x4000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + status = "disabled"; + }; + + uart11: serial@a90000 { + compatible = "qcom,sa8255p-geni-uart"; + reg = <0x0 0x00a90000 0x0 0x4000>; + interrupts = ; + status = "disabled"; + }; + + i2c12: i2c@a94000 { + compatible = "qcom,sa8255p-geni-i2c"; + reg = <0x0 0xa94000 0x0 0x4000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + status = "disabled"; + }; + + spi12: spi@a94000 { + compatible = "qcom,sa8255p-geni-spi"; + reg = <0x0 0xa94000 0x0 0x4000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + status = "disabled"; + }; + + uart12: serial@a94000 { + compatible = "qcom,sa8255p-geni-uart"; + reg = <0x0 0x00a94000 0x0 0x4000>; + interrupts = ; + status = "disabled"; + }; + + i2c13: i2c@a98000 { + compatible = "qcom,sa8255p-geni-i2c"; + reg = <0x0 0xa98000 0x0 0x4000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + status = "disabled"; + }; + }; + + qupv3_id_3: geniqup@bc0000 { + compatible = "qcom,sa8255p-geni-se-qup"; + reg = <0x0 0xbc0000 0x0 0x6000>; + #address-cells = <2>; + #size-cells = <2>; + ranges; + iommus = <&apps_smmu 0x43 0x0>; + status = "disabled"; + + i2c21: i2c@b80000 { + compatible = "qcom,sa8255p-geni-i2c"; + reg = <0x0 0xb80000 0x0 0x4000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + status = "disabled"; + }; + + spi21: spi@b80000 { + compatible = "qcom,sa8255p-geni-spi"; + reg = <0x0 0xb80000 0x0 0x4000>; + #address-cells = <1>; + #size-cells = <0>; + interrupts = ; + status = "disabled"; + }; + + uart21: serial@b80000 { + compatible = "qcom,sa8255p-geni-uart"; + reg = <0x0 0x00b80000 0x0 0x4000>; + interrupts = ; + status = "disabled"; + }; + }; + + rng: rng@10d2000 { + compatible = "qcom,sa8255p-trng", "qcom,trng"; + reg = <0x0 0x010d2000 0x0 0x1000>; + }; + + tcsr_mutex: hwlock@1f40000 { + compatible = "qcom,tcsr-mutex"; + reg = <0x0 0x01f40000 0x0 0x20000>; + #hwlock-cells = <1>; + }; + + tcsr: syscon@1fc0000 { + compatible = "qcom,sa8255p-tcsr", "syscon"; + reg = <0x0 0x1fc0000 0x0 0x30000>; + }; + + adreno_smmu: iommu@3da0000 { + compatible = "qcom,sa8255p-smmu-500", "qcom,adreno-smmu", + "qcom,smmu-500", "arm,mmu-500"; + reg = <0x0 0x03da0000 0x0 0x20000>; + #iommu-cells = <2>; + #global-interrupts = <2>; + dma-coherent; + interrupts = , + , + , + , + , + , + , + , + , + , + , + ; + }; + + pdc: interrupt-controller@b220000 { + compatible = "qcom,sa8255p-pdc", "qcom,pdc"; + reg = <0x0 0x0b220000 0x0 0x30000>, + <0x0 0x17c000f0 0x0 0x64>; + qcom,pdc-ranges = <0 480 40>, + <40 140 14>, + <54 263 1>, + <55 306 4>, + <59 312 3>, + <62 374 2>, + <64 434 2>, + <66 438 2>, + <70 520 1>, + <73 523 1>, + <118 568 6>, + <124 609 3>, + <159 638 1>, + <160 720 3>, + <169 728 30>, + <199 416 2>, + <201 449 1>, + <202 89 1>, + <203 451 1>, + <204 462 1>, + <205 264 1>, + <206 579 1>, + <207 653 1>, + <208 656 1>, + <209 659 1>, + <210 122 1>, + <211 699 1>, + <212 705 1>, + <213 450 1>, + <214 643 2>, + <216 646 5>, + <221 390 5>, + <226 700 2>, + <228 440 1>, + <229 663 1>, + <230 524 2>, + <232 612 3>, + <235 723 5>; + #interrupt-cells = <2>; + interrupt-parent = <&intc>; + interrupt-controller; + }; + + tsens2: thermal-sensor@c251000 { + compatible = "qcom,sa8255p-tsens", "qcom,tsens-v2"; + reg = <0x0 0x0c251000 0x0 0x1ff>, + <0x0 0x0c224000 0x0 0x8>; + interrupts = , + ; + #qcom,sensors = <13>; + interrupt-names = "uplow", "critical"; + #thermal-sensor-cells = <1>; + }; + + tsens3: thermal-sensor@c252000 { + compatible = "qcom,sa8255p-tsens", "qcom,tsens-v2"; + reg = <0x0 0x0c252000 0x0 0x1ff>, + <0x0 0x0c225000 0x0 0x8>; + interrupts = , + ; + #qcom,sensors = <13>; + interrupt-names = "uplow", "critical"; + #thermal-sensor-cells = <1>; + }; + + tsens0: thermal-sensor@c263000 { + compatible = "qcom,sa8255p-tsens", "qcom,tsens-v2"; + reg = <0x0 0x0c263000 0x0 0x1ff>, + <0x0 0x0c222000 0x0 0x8>; + interrupts = , + ; + #qcom,sensors = <12>; + interrupt-names = "uplow", "critical"; + #thermal-sensor-cells = <1>; + }; + + tsens1: thermal-sensor@c265000 { + compatible = "qcom,sa8255p-tsens", "qcom,tsens-v2"; + reg = <0x0 0x0c265000 0x0 0x1ff>, + <0x0 0x0c223000 0x0 0x8>; + interrupts = , + ; + #qcom,sensors = <12>; + interrupt-names = "uplow", "critical"; + #thermal-sensor-cells = <1>; + }; + + aoss_qmp: power-management@c300000 { + compatible = "qcom,sa8255p-aoss-qmp", "qcom,aoss-qmp"; + reg = <0x0 0x0c300000 0x0 0x400>; + interrupts-extended = <&ipcc0 IPCC_CLIENT_AOP + IPCC_MPROC_SIGNAL_GLINK_QMP + IRQ_TYPE_EDGE_RISING>; + mboxes = <&ipcc0 IPCC_CLIENT_AOP IPCC_MPROC_SIGNAL_GLINK_QMP>; + #clock-cells = <0>; + }; + + tlmm: pinctrl@f000000 { + compatible = "qcom,sa8255p-tlmm"; + reg = <0x0 0x0f000000 0x0 0x1000000>; + interrupts = ; + gpio-controller; + #gpio-cells = <2>; + interrupt-controller; + #interrupt-cells = <2>; + gpio-ranges = <&tlmm 0 0 149>; + wakeup-parent = <&pdc>; + }; + + apps_smmu: iommu@15000000 { + compatible = "qcom,sa8255p-smmu-500", "qcom,smmu-500", "arm,mmu-500"; + reg = <0x0 0x15000000 0x0 0x100000>; + #iommu-cells = <2>; + #global-interrupts = <2>; + + interrupts = , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + }; + + intc: interrupt-controller@17a00000 { + compatible = "arm,gic-v3"; + reg = <0x0 0x17a00000 0x0 0x10000>, /* GICD */ + <0x0 0x17a60000 0x0 0x100000>; /* GICR * 8 */ + interrupt-controller; + #interrupt-cells = <3>; + interrupts = ; + #redistributor-regions = <1>; + redistributor-stride = <0x0 0x20000>; + }; + + watchdog@17c10000 { + compatible = "qcom,apss-wdt-sa8255p", "qcom,kpss-wdt"; + reg = <0x0 0x17c10000 0x0 0x1000>; + clocks = <&sleep_clk>; + interrupts = ; + }; + + memtimer: timer@17c20000 { + compatible = "arm,armv7-timer-mem"; + reg = <0x0 0x17c20000 0x0 0x1000>; + ranges = <0x0 0x0 0x0 0x20000000>; + #address-cells = <1>; + #size-cells = <1>; + + frame@17c21000 { + reg = <0x17c21000 0x1000>, + <0x17c22000 0x1000>; + interrupts = , + ; + frame-number = <0>; + }; + + frame@17c23000 { + reg = <0x17c23000 0x1000>; + interrupts = ; + frame-number = <1>; + status = "disabled"; + }; + + frame@17c25000 { + reg = <0x17c25000 0x1000>; + interrupts = ; + frame-number = <2>; + status = "disabled"; + }; + + frame@17c27000 { + reg = <0x17c27000 0x1000>; + interrupts = ; + frame-number = <3>; + status = "disabled"; + }; + + frame@17c29000 { + reg = <0x17c29000 0x1000>; + interrupts = ; + frame-number = <4>; + status = "disabled"; + }; + + frame@17c2b000 { + reg = <0x17c2b000 0x1000>; + interrupts = ; + frame-number = <5>; + status = "disabled"; + }; + + frame@17c2d000 { + reg = <0x17c2d000 0x1000>; + interrupts = ; + frame-number = <6>; + status = "disabled"; + }; + }; + + cpufreq_hw: cpufreq@18591000 { + compatible = "qcom,sa8255p-cpufreq-epss", + "qcom,cpufreq-epss"; + reg = <0x0 0x18591000 0x0 0x1000>, + <0x0 0x18593000 0x0 0x1000>; + reg-names = "freq-domain0", "freq-domain1"; + + clocks = <&bi_tcxo_div2>, <&gpll0_board_clk>; + clock-names = "xo", "alternate"; + + #freq-domain-cells = <1>; + }; + }; + + thermal-zones { + aoss-0-thermal { + thermal-sensors = <&tsens0 0>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + cpu-0-0-0-thermal { + polling-delay-passive = <10>; + + thermal-sensors = <&tsens0 1>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + cpu-0-1-0-thermal { + polling-delay-passive = <10>; + + thermal-sensors = <&tsens0 2>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + cpu-0-2-0-thermal { + polling-delay-passive = <10>; + + thermal-sensors = <&tsens0 3>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + cpu-0-3-0-thermal { + polling-delay-passive = <10>; + + thermal-sensors = <&tsens0 4>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + gpuss-0-thermal { + polling-delay-passive = <10>; + + thermal-sensors = <&tsens0 5>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + gpuss-1-thermal { + polling-delay-passive = <10>; + + thermal-sensors = <&tsens0 6>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + gpuss-2-thermal { + polling-delay-passive = <10>; + + thermal-sensors = <&tsens0 7>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + audio-thermal { + thermal-sensors = <&tsens0 8>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + camss-0-thermal { + thermal-sensors = <&tsens0 9>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + pcie-0-thermal { + thermal-sensors = <&tsens0 10>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + cpuss-0-0-thermal { + thermal-sensors = <&tsens0 11>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + aoss-1-thermal { + thermal-sensors = <&tsens1 0>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + cpu-0-0-1-thermal { + polling-delay-passive = <10>; + + thermal-sensors = <&tsens1 1>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + cpu-0-1-1-thermal { + polling-delay-passive = <10>; + + thermal-sensors = <&tsens1 2>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + cpu-0-2-1-thermal { + polling-delay-passive = <10>; + + thermal-sensors = <&tsens1 3>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + cpu-0-3-1-thermal { + polling-delay-passive = <10>; + + thermal-sensors = <&tsens1 4>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + gpuss-3-thermal { + polling-delay-passive = <10>; + + thermal-sensors = <&tsens1 5>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + gpuss-4-thermal { + polling-delay-passive = <10>; + + thermal-sensors = <&tsens1 6>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + gpuss-5-thermal { + polling-delay-passive = <10>; + + thermal-sensors = <&tsens1 7>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + video-thermal { + thermal-sensors = <&tsens1 8>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + camss-1-thermal { + thermal-sensors = <&tsens1 9>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + pcie-1-thermal { + thermal-sensors = <&tsens1 10>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + cpuss-0-1-thermal { + thermal-sensors = <&tsens1 11>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + aoss-2-thermal { + thermal-sensors = <&tsens2 0>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + cpu-1-0-0-thermal { + polling-delay-passive = <10>; + + thermal-sensors = <&tsens2 1>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + cpu-1-1-0-thermal { + polling-delay-passive = <10>; + + thermal-sensors = <&tsens2 2>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + cpu-1-2-0-thermal { + polling-delay-passive = <10>; + + thermal-sensors = <&tsens2 3>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + cpu-1-3-0-thermal { + polling-delay-passive = <10>; + + thermal-sensors = <&tsens2 4>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + nsp-0-0-0-thermal { + polling-delay-passive = <10>; + + thermal-sensors = <&tsens2 5>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + nsp-0-1-0-thermal { + polling-delay-passive = <10>; + + thermal-sensors = <&tsens2 6>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + nsp-0-2-0-thermal { + polling-delay-passive = <10>; + + thermal-sensors = <&tsens2 7>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + nsp-1-0-0-thermal { + polling-delay-passive = <10>; + + thermal-sensors = <&tsens2 8>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + nsp-1-1-0-thermal { + polling-delay-passive = <10>; + + thermal-sensors = <&tsens2 9>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + nsp-1-2-0-thermal { + polling-delay-passive = <10>; + + thermal-sensors = <&tsens2 10>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + ddrss-0-thermal { + thermal-sensors = <&tsens2 11>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + cpuss-1-0-thermal { + thermal-sensors = <&tsens2 12>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + aoss-3-thermal { + thermal-sensors = <&tsens3 0>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + cpu-1-0-1-thermal { + polling-delay-passive = <10>; + + thermal-sensors = <&tsens3 1>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + cpu-1-1-1-thermal { + polling-delay-passive = <10>; + + thermal-sensors = <&tsens3 2>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + cpu-1-2-1-thermal { + polling-delay-passive = <10>; + + thermal-sensors = <&tsens3 3>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + cpu-1-3-1-thermal { + polling-delay-passive = <10>; + + thermal-sensors = <&tsens3 4>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + nsp-0-0-1-thermal { + polling-delay-passive = <10>; + + thermal-sensors = <&tsens3 5>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + nsp-0-1-1-thermal { + polling-delay-passive = <10>; + + thermal-sensors = <&tsens3 6>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + nsp-0-2-1-thermal { + polling-delay-passive = <10>; + + thermal-sensors = <&tsens3 7>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + nsp-1-0-1-thermal { + polling-delay-passive = <10>; + + thermal-sensors = <&tsens3 8>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + nsp-1-1-1-thermal { + polling-delay-passive = <10>; + + thermal-sensors = <&tsens3 9>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + nsp-1-2-1-thermal { + polling-delay-passive = <10>; + + thermal-sensors = <&tsens3 10>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + ddrss-1-thermal { + thermal-sensors = <&tsens3 11>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + + cpuss-1-1-thermal { + thermal-sensors = <&tsens3 12>; + + trips { + trip-point0 { + temperature = <105000>; + hysteresis = <5000>; + type = "passive"; + }; + + trip-point1 { + temperature = <115000>; + hysteresis = <5000>; + type = "passive"; + }; + }; + }; + }; + + arch_timer: timer { + compatible = "arm,armv8-timer"; + interrupts = , + , + , + ; + }; +};