From patchwork Thu Feb 6 13:43:17 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Pratyush Brahma X-Patchwork-Id: 863088 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0C4F91EA7CA; Thu, 6 Feb 2025 13:43:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1738849432; cv=none; b=QrsxavfMkCZs1yRFiG377atWZwU3dcMg3GFnAPicajd8RHYrPUcU9kCFiB3SY1dOxc10Cbt5ohIqcN8GEJN1CsOl5pjPVgZHIe4S3vW2wPXsN47pfCrWXxyzXUk/ndb2kPxygiK+Rd4dICVsXGkKgScR0MTv0fWlis/DTgU20/M= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1738849432; c=relaxed/simple; bh=AbzbRZReYqeMVRgd1IlWVzP+/DIkPBzAbJfm7sh7NkU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:To:CC; b=NUJ5QqKfcOqTbeHd29VrqbH3JnK5V1XATCvzsMSsaBlmzNYqlMa2tECrIvmpOJvwwe6leYQaP9ZEa7kM3iNK3L5e8wIoGZU8bVF+kchM0QTBzsfQz4H+ofwVOreP2gFXQ7ezDSXdZ8+OpgFU8w9bdg5xwpU7m7+BG7F9Rd2BNs0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=DCxmRe/T; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="DCxmRe/T" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 5169eAR0024140; Thu, 6 Feb 2025 13:43:47 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:message-id :mime-version:subject:to; s=qcppdkim1; bh=1KcEGGcg3oJpmXcrnL/N+U NJLjzhJ2TAZeZEb9W1Sco=; b=DCxmRe/TWeLx5WIWTZGUkTq32Yx04MY8Hf1FyH 24Y+mGjgyywL+IgovhLaA2wRFjoHzno3tPTtGllvCAG0fJczIMpqxt8tWvtE4Hkh N4Dey5pqbPR+l22vlrYb2JlPjL7jd+kc2n9o9ytIsDQZ/UZLGCm3/EIMa885lfOO KZNL1FDJimut2qNHvI8MmRnFW4iYSsfylCEPHpmCzfNqa/exNtgCHdx5ugNG4PnJ +nz1yXYYReSobRdvPifpB5F1KzfXJmGRQLCArYK1eEMT6fZaQpMulXisiELQBupq QJky94GwOlHJkqBtAyef/u9rbCK8QQGOQdKbna76iQdxMCtg== Received: from nasanppmta04.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 44mtn7gjgq-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 06 Feb 2025 13:43:46 +0000 (GMT) Received: from nasanex01c.na.qualcomm.com (nasanex01c.na.qualcomm.com [10.45.79.139]) by NASANPPMTA04.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 516DhjOO000459 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 6 Feb 2025 13:43:45 GMT Received: from hu-pbrahma-hyd.qualcomm.com (10.80.80.8) by nasanex01c.na.qualcomm.com (10.45.79.139) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Thu, 6 Feb 2025 05:43:43 -0800 From: Pratyush Brahma Date: Thu, 6 Feb 2025 19:13:17 +0530 Subject: [PATCH] arm64: dts: qcom: qcs8300: add the pcie smmu node Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-ID: <20250206-qcs8300-pcie-smmu-v1-1-8eee0e3585bc@quicinc.com> X-B4-Tracking: v=1; b=H4sIAHS8pGcC/6tWKk4tykwtVrJSqFYqSi3LLM7MzwNyDHUUlJIzE vPSU3UzU4B8JSMDI1MDIwMz3cLkYgtjAwPdguTMVN3i3NxSXZNkC0Mjw2RzY8tUCyWgvoKi1LT MCrCZ0bG1tQAzc6gxYwAAAA== X-Change-ID: 20250206-qcs8300-pcie-smmu-4c8121c739e8 To: Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: , , , Pratyush Brahma X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1738849422; l=4210; i=quic_pbrahma@quicinc.com; s=20250113; h=from:subject:message-id; bh=AbzbRZReYqeMVRgd1IlWVzP+/DIkPBzAbJfm7sh7NkU=; b=bIKx4h8U97djujOmdraYy+6YtaRIWull3mwn6nh1UaI8sWTek5cpq4mghe3Qp5P3MjAmTY5y4 MYUUEkXuJRbBH3E7q1iXh2lfzmyAb0jc5gCdFBt1Fj1pMk50bDrdsuy X-Developer-Key: i=quic_pbrahma@quicinc.com; a=ed25519; pk=YvfZKC4rRO1Fot+wlXZqsoQWnAtLqrpMyEzslw3Ji+M= X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nasanex01c.na.qualcomm.com (10.45.79.139) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: QH3O6lGqZuPcwH5PWjkJUftMLrlhzIZG X-Proofpoint-ORIG-GUID: QH3O6lGqZuPcwH5PWjkJUftMLrlhzIZG X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1057,Hydra:6.0.680,FMLib:17.12.68.34 definitions=2025-02-06_03,2025-02-05_03,2024-11-22_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 bulkscore=0 malwarescore=0 clxscore=1015 priorityscore=1501 mlxlogscore=477 impostorscore=0 lowpriorityscore=0 phishscore=0 suspectscore=0 adultscore=0 mlxscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2501170000 definitions=main-2502060110 Add the PCIe SMMU node to enable address translations for pcie. Signed-off-by: Pratyush Brahma --- arch/arm64/boot/dts/qcom/qcs8300.dtsi | 75 +++++++++++++++++++++++++++++++++++ 1 file changed, 75 insertions(+) --- base-commit: a13f6e0f405ed0d3bcfd37c692c7d7fa3c052154 change-id: 20250206-qcs8300-pcie-smmu-4c8121c739e8 Best regards, diff --git a/arch/arm64/boot/dts/qcom/qcs8300.dtsi b/arch/arm64/boot/dts/qcom/qcs8300.dtsi index 4a057f7c0d9fae0ebd1b3cf3468746b382bc886b..fe88244771583de9fed7b7e88c69a14872d4ffc8 100644 --- a/arch/arm64/boot/dts/qcom/qcs8300.dtsi +++ b/arch/arm64/boot/dts/qcom/qcs8300.dtsi @@ -3199,6 +3199,81 @@ apps_smmu: iommu@15000000 { ; }; + pcie_smmu: iommu@15200000 { + compatible = "qcom,qcs8300-smmu-500", "qcom,smmu-500", "arm,mmu-500"; + reg = <0x0 0x15200000 0x0 0x80000>; + #iommu-cells = <2>; + #global-interrupts = <2>; + dma-coherent; + + interrupts = , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + , + ; + }; + intc: interrupt-controller@17a00000 { compatible = "arm,gic-v3"; reg = <0x0 0x17a00000 0x0 0x10000>,