From patchwork Mon Apr 7 19:16:17 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Lad, Prabhakar" X-Patchwork-Id: 878786 Received: from mail-wm1-f49.google.com (mail-wm1-f49.google.com [209.85.128.49]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DA4A92288D2; Mon, 7 Apr 2025 19:16:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.49 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744053406; cv=none; b=pj0GKe1Y+tDfaiQoRzZOGIF/hBuvV8i7gZ+Dsksu1SOV550vOAT7m/AC78ndFtepDdMkIhEBat75eGg81DtLV90JmwMrznp5X3tSN11MVl/DbVyhTVX2x1xDgPrq2wtnSfWgHRxApYdRrzRPjQMAK7FAuEe+cvLYpho/KvW7N0o= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744053406; c=relaxed/simple; bh=ZdC1rjwN3Kfo/6FaNG2oemVlX5srMZViudiqWc1Z/P0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=eUQXcfPemxpwcverdNRtL+cRWBE21ieouiZwtyjLhk8GOZtZ//DY0hpA8kYlDldRZUR1sZxPSKgHHcwXMdhLkM12kO8RINj2F0EF3/IUKG/e0NsgyagB574iKjqfx9Mlxib4xkj71o8wjbPXjn2nTwuk4XICfwydRshoNCyr4Ho= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=MBmJmRbw; arc=none smtp.client-ip=209.85.128.49 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="MBmJmRbw" Received: by mail-wm1-f49.google.com with SMTP id 5b1f17b1804b1-43cfe574976so32760435e9.1; Mon, 07 Apr 2025 12:16:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1744053403; x=1744658203; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=TBFg+eEj+Hp2w6uh0VP8SichYxaF4xiZut0Cb8Og4Eo=; b=MBmJmRbwuALcHYg26R1C8/ATLQvtTbMVhnLONTWukB8047HMinZYSFefZy1XyrSOly Z2sTxCmIG45TsbjOrVkNhcu9n81kXrBujDH/ZAuPCGb5U/zLDz3fG9ExhOL49rlFd0yA nrlnZm0+o1HNGcOMA1z98DCGLjHgcn/Ea2gHHf19kjLep7a/lagFPPEwcsHFMpo3EaLs OJ2tRWoaUgKtz7vqTwK97XHVbISZt9xc9HINeLmKzRyGmk/2wQAgSR7+n3uybmSrA4vQ 1DPvoZ+DJI/4MxLGku3Oi74k6LKkWqtALNzUK2WCAcfDi2gjpsZnLi0M7LmjK3RSSfm3 v9qw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1744053403; x=1744658203; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=TBFg+eEj+Hp2w6uh0VP8SichYxaF4xiZut0Cb8Og4Eo=; b=dg1U38ZGR4nCcPLce6ph7yNzXBvOnzsIEWK091en6+KcnMN3lAa63yxXUYPstuecs7 lHb1wElnznJdDjb3oI7f7Y5uf+8EvjQ882cKjE++B5q2Au5jnT2IybIbdlpNJLVXrmdl ZoE/6jCrc9gZlQiOkldy5sU48dYoHP0lCV9jWrkzEpmmbLRP8BPK0jkS0do8Os66/a57 0+NA2pl747UG3MNsFPFHMq1TPHuYwMWIld6J0CWY1+xF/yFwebyvHtVxA0r5SiklkMh5 56TVsGEGvnBfjm01XHQDG1FZmZmCPSRDWq1PuxFzT++C1oOrrFPAsRYpYgohB4E2c+/R AN9g== X-Forwarded-Encrypted: i=1; AJvYcCUJoGoXiTjgFiUs7JgiXiUGqUoMTzQ2ppAiEMLcL4rzAaRiF9neFm9XNO+VRkGH0AwL1l8RxvqObdjzrsmY@vger.kernel.org, AJvYcCVsZ+o//vqh6zDpMh9AccpRR6g+FZVYKvl2W3/ajj/hs5jbpZYtspEuBD8dnZ+tGUF7p69EKemATN8j@vger.kernel.org, AJvYcCWHjQ8VUKEyXExKduxjyaA5tSjjgPpe65Uvb9RympGPmSu/Mch3Y8NWCWdSX7JNOxDQ29K+Vfyk7de5eQ==@vger.kernel.org, AJvYcCXaM+ebEeJLoC8GUWd0v0EMLWwIL+B4qSjqajhFlkoXASdRG/rkvoVqpXf2axazYk8XvvEgljY1JObjyX6/@vger.kernel.org, AJvYcCXmPJAeYTpQJjTEwZjTpkAd+en16t/ft5GfX9j7dwjUPn9VRVyyYOfJM2Wl6PDhSjd+PbPizDsny5u+@vger.kernel.org X-Gm-Message-State: AOJu0YyUHtieXYBcpjK2dQ/3UuqHLtQ9QmY2Ohn3hQqL3DrgHh/qNgIZ JlYq6hts9dGsZNxGzy683JDi570QvSR+x69lnbZ5ZKXXYL0Ts0+r X-Gm-Gg: ASbGncutEf6zbn2j6gTNu1E3BrKek6AltX6ZMaEaSllA4jRN4dN8tsq71liFM6KwM6/ Bizl/MsLMzqy/1DiPqN/eCqONtgIhfT7ualrYEmsgY7JxGMyAnLiJvhYVLzSGR1jOSaXg8ogH6M k5K5DklVlATc9Hw/FvTaF6zoqzIamwiKRnoeG0PCOV0yu45JOKRl4Dq30xEGhuubhUqoqVl3JF2 dK2iSzEVdho+Cgs4oRRyvCzYeH1Lk+2ma+1JmbHgHvcAg+Kr/7rpIEyR0VAp2KUUx7+msvhxoCa BlguyWl0pnIIPlgV2mCrNFjTdwCSLETLlB/4T9bt3uY0yKUrlndmGQ2WH9uPi7oX+F5MfDZHPzR ENYWQ X-Google-Smtp-Source: AGHT+IHhfbSQ6ncK2aFZtHkFs+LYxTntR+ciXtxvLW3iiIL4vJb2Rmn9PZpxuM7ylmARXAhieFJdhw== X-Received: by 2002:a05:600c:1f0c:b0:43c:f81d:34 with SMTP id 5b1f17b1804b1-43ecf85db8bmr123951035e9.9.1744053402816; Mon, 07 Apr 2025 12:16:42 -0700 (PDT) Received: from iku.Home ([2a06:5906:61b:2d00:78b9:80c2:5373:1b49]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-39c30096bb2sm12994453f8f.12.2025.04.07.12.16.41 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 07 Apr 2025 12:16:42 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Linus Walleij , Greg Kroah-Hartman , Jiri Slaby , Magnus Damm Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org, linux-serial@vger.kernel.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH v2 01/12] dt-bindings: soc: renesas: Document Renesas RZ/V2N SoC variants and EVK Date: Mon, 7 Apr 2025 20:16:17 +0100 Message-ID: <20250407191628.323613-2-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250407191628.323613-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20250407191628.323613-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-gpio@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Lad Prabhakar Document the Renesas RZ/V2N (R9A09G056) SoC variants, distinguishing between configurations with and without specific hardware features such as GPU, ISP, and cryptographic extensions. Also, document the "renesas,rzv2n-evk" compatible string for the RZ/V2N EVK board. Signed-off-by: Lad Prabhakar Reviewed-by: Geert Uytterhoeven --- v1->v2 - Squashed the RZ/V2N EVK and SoC variant documentation into a single commit. - Updated the commit message. --- .../devicetree/bindings/soc/renesas/renesas.yaml | 15 +++++++++++++++ 1 file changed, 15 insertions(+) diff --git a/Documentation/devicetree/bindings/soc/renesas/renesas.yaml b/Documentation/devicetree/bindings/soc/renesas/renesas.yaml index 6874f425bf1f..92eb99e82465 100644 --- a/Documentation/devicetree/bindings/soc/renesas/renesas.yaml +++ b/Documentation/devicetree/bindings/soc/renesas/renesas.yaml @@ -551,6 +551,21 @@ properties: - renesas,r9a09g047e58 # Quad Cortex-A55 + Cortex-M33 + Ethos-U55 (21mm BGA) - const: renesas,r9a09g047 + - description: RZ/V2N (R9A09G056) + items: + - enum: + - renesas,rzv2n-evk # RZ/V2N EVK + - enum: + - renesas,r9a09g056n41 # RZ/V2N + - renesas,r9a09g056n42 # RZ/V2N with Mali-G31 support + - renesas,r9a09g056n43 # RZ/V2N with Mali-C55 support + - renesas,r9a09g056n44 # RZ/V2N with Mali-G31 + Mali-C55 support + - renesas,r9a09g056n45 # RZ/V2N with cryptographic extension support + - renesas,r9a09g056n46 # RZ/V2N with Mali-G31 + cryptographic extension support + - renesas,r9a09g056n47 # RZ/V2N with Mali-C55 + cryptographic extension support + - renesas,r9a09g056n48 # RZ/V2N with Mali-G31 + Mali-C55 + cryptographic extension support + - const: renesas,r9a09g056 + - description: RZ/V2H(P) (R9A09G057) items: - enum: From patchwork Mon Apr 7 19:16:18 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Lad, Prabhakar" X-Patchwork-Id: 879148 Received: from mail-wr1-f45.google.com (mail-wr1-f45.google.com [209.85.221.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CFAFB22D795; Mon, 7 Apr 2025 19:16:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744053407; cv=none; b=ZBZm5Mj4RDLHLTSFEZAJA4DX7PvLhKY2a3fYqk3wMlZo718ank1YLZUN5haG1h7TgYQc3+IO+cQ/wbxAPag1CeXzW0rO0smjylq1YFBRc7QmrvoQYEhHjSbTkCHA1HoGc/J3KAjzy8vKDgiJ4583blujHSn7tK6WdYBA9TzQVbA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744053407; c=relaxed/simple; bh=gmmabwGHkSlmOFtJXlDgZZP3CgF8i9Z1g+GEyX0vNoI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=qKMEDCA4JVdLewXsjbk9VAktcGIYbdbrPt/MCvx5RfzvqHgkr5Z0sfvHaPquDQqCdIRgG1GBLgm680O/wV83ulNe1JylZazhBqg8ehdQ38JZdiqPQUJjC13C3a6gly5Yv91QoJoAkW0jQtDxZ1YhQfl48GSm3ScG3VJKLS8aEVc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=hGjAYt6p; arc=none smtp.client-ip=209.85.221.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="hGjAYt6p" Received: by mail-wr1-f45.google.com with SMTP id ffacd0b85a97d-3995ff6b066so2595033f8f.3; Mon, 07 Apr 2025 12:16:45 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1744053404; x=1744658204; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=ZDXupFd8FIsq9zL6MfxQznOtp8Pu0HwKzwKZiKLIo5Y=; b=hGjAYt6puNJ6AZQsIV3XKAqVmVsEhofJ/mkJsMRNiSRrYdU55PvjoGyTTehmqrK+ED p5Jcd5DMdZZo+i+wsfOQHpA3qbQ1HazB5ct1555BUf2JNSC4vfCqBHD/A8t15B89wO9c HCR1aW6ZMQh5ZdYds0R72GE30gBroW1ydrxn492CzXMjGkbm4/5RbKWKPLXcZR/NVDQY QOM7/ih7ZafEifLtlJDrblnp1Iza3YE5Jto/pgSnxnt3YZA0SDL8NPb086YjhfmseLTx dvTUJs+KnBsHTTw/6POJWE3X2OiVa64/TVmZZAdvOIiX9oOPPrgQtFYLpsqYGnD0+W72 iw9g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1744053404; x=1744658204; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=ZDXupFd8FIsq9zL6MfxQznOtp8Pu0HwKzwKZiKLIo5Y=; b=bAyleVNhb+jTb+zwrhf2jjpMrs5y3wZdeAfyCLor8nJ/t7INg4ED7Opp7+y8Ofqy+S JPDkht62riz6ZPx1slTgBTd9ktdaKDkxrbou1d4T0f+c60Kk0DT7+Fkr1KWIRSmFeXsE UwKmFEkJF2GdSOLjzyaN4bzuj9yW82CIYZnevFkR2y/rXy9uwbK77M+/SxiNSYtPppvp oy7zOMIo/PzU/Dm1CQV62af/t+qqohyQTY9yR54IoQt/TtTxd6mckNsEV5bj6ICo14/T 015AOxf8Btool1wFRHS+VYmudta2dG6GKEGfJYlfXGv+OAv3vroIoeDaq/uvX/QOQAS8 pC7w== X-Forwarded-Encrypted: i=1; AJvYcCUHZEEgIfdt+hSXP/GfxMYinnDkwmSECGt5a9rN/0DBLi0aKdD/4k+L3VPkmWQlkj9y1Cv9usCUR+Fv018u@vger.kernel.org, AJvYcCVf7WKfowsO4cb0xfvkdVX3NHnmr7JFYny9DXYL8zJ9lZwjHW588sPdktEKbB0NVkHVMb+TNAIgqgfP@vger.kernel.org, AJvYcCVjlRSKKyahbHq0UZe8gEJ4cMMtYZs2jykdsZeU2blZ9g4PPrLVeC9xM9X0ENA6s11bFKp2XNS9MKtv@vger.kernel.org, AJvYcCVkjNix68R+EiQQYHroHcwQxZwih7iAeUaQ//ShkF4xik8Wl8N1sXLrNITC1llxsLFtWNLa/sE+m1lEMA==@vger.kernel.org, AJvYcCWtaPTN/aUk0a0BjSjK4R/lTmF6tKVTltR45PQ0SsVQPYtJNkqemIfXXVWTtIbVlKpJuormQFMZBBYksX+y@vger.kernel.org X-Gm-Message-State: AOJu0YyncVVTrjadMW5fFt6tNyoS/6Ulha53hgDMSk6nIrRriyE+3HNV P9q+uevrST084zKilR6tYmhG7UlezOwFaD2AAVG34zz2hpg2gEc4 X-Gm-Gg: ASbGncuhzhlFLeuN+9NMUrBtloTDZfXE/6CGaL2dz4dTQNvofgf20asAdDygWl9F5Ue zv3GZGsx1PHSe7gOgrA1GCsPoZVld6213LVfOGjG5mBVnfO8BzxaQU+sHTqn/EmDqmfkuLvuVeH qIxe54pGwXuIwexqF/IHszJKB9D+CljNkdXyxFJWGtAzMF1sJigoih29ccHhWjF3cSZNf7T3nhY 4qBQYuCf8G0HG/3Ippdzy9W4/KrFj/fyyegFX7jlHNw2aGu1ty7++iDZhX9fa3iyVAgk7eRiZUb jdCBZ5D9eDXdzzTUG7WU78UicyHVjzjO/48a5F5IjZHTptmmrhxXWSWTByliBQLO3eunNg== X-Google-Smtp-Source: AGHT+IEEXMszvoyDLUtWrF3nOuLWb64ul1zh4PPDYNbTCPzwdFRs4tGKl6VYRCeGwd4qqWCm33LfeA== X-Received: by 2002:a5d:5983:0:b0:399:6dc0:f15b with SMTP id ffacd0b85a97d-39cba93cd69mr10772725f8f.48.1744053403946; Mon, 07 Apr 2025 12:16:43 -0700 (PDT) Received: from iku.Home ([2a06:5906:61b:2d00:78b9:80c2:5373:1b49]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-39c30096bb2sm12994453f8f.12.2025.04.07.12.16.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 07 Apr 2025 12:16:43 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Linus Walleij , Greg Kroah-Hartman , Jiri Slaby , Magnus Damm Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org, linux-serial@vger.kernel.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH v2 02/12] soc: renesas: Add config option for RZ/V2N (R9A09G056) SoC Date: Mon, 7 Apr 2025 20:16:18 +0100 Message-ID: <20250407191628.323613-3-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250407191628.323613-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20250407191628.323613-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-gpio@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Lad Prabhakar Add a new Kconfig option, ARCH_R9A09G056, to enable ARM64 platform support for the Renesas RZ/V2N SoC. Default this option to "y" when ARCH_RENESAS is enabled, ensuring that support for the RZ/V2N SoC is automatically included. Signed-off-by: Lad Prabhakar Reviewed-by: Geert Uytterhoeven --- v1-v2: - Selected the SoC by default when ARCH_RENESAS is enabled. - Updated the commit message --- drivers/soc/renesas/Kconfig | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/drivers/soc/renesas/Kconfig b/drivers/soc/renesas/Kconfig index abf3526a1b69..3fa5ed36d20b 100644 --- a/drivers/soc/renesas/Kconfig +++ b/drivers/soc/renesas/Kconfig @@ -393,6 +393,12 @@ config ARCH_R9A09G047 help This enables support for the Renesas RZ/G3E SoC variants. +config ARCH_R9A09G056 + bool "ARM64 Platform support for RZ/V2N" + default y if ARCH_RENESAS + help + This enables support for the Renesas RZ/V2N SoC variants. + config ARCH_R9A09G057 bool "ARM64 Platform support for RZ/V2H(P)" default y if ARCH_RENESAS From patchwork Mon Apr 7 19:16:19 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Lad, Prabhakar" X-Patchwork-Id: 878785 Received: from mail-wr1-f54.google.com (mail-wr1-f54.google.com [209.85.221.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EECF522FE18; Mon, 7 Apr 2025 19:16:46 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744053409; cv=none; b=BMRzUB9ym8tofHIhhDD/+VluCr4Kpj8Y/RdMVIU16jZiqD1+LKmVyT9JQdvEFg3kr/M+eiwRt+sIx9PDYI9EBCvsJznJvKyk6f8fAIkCw5ojTrGGzZBhXnAasBdYGMhanuhp0TxVcAd+dopZzsi57uqfGeh2EWS9iWVrZV1Awrg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744053409; c=relaxed/simple; bh=imOuFohnKgH66S2bWXUSrPwtsnw5SdFHL0mYzvWwtY0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=QaLKzSdTI9yRcXNcT0BULlmNEl3ILaiHIX21nT7wS1+KQOgoPyp7q5N6hk1V3GnOH5eGEqoe81VV50bNJZcs+2HKjDkx0rf3sXAk9ezWgWCo3Lu1e20R91pQ0SnTdIdBFVx7kVYSDrm0e1Ei0La1C6+u/fWpvJIen3zPiccS0n8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=hPs/AV4R; arc=none smtp.client-ip=209.85.221.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="hPs/AV4R" Received: by mail-wr1-f54.google.com with SMTP id ffacd0b85a97d-3996af42857so3726658f8f.0; Mon, 07 Apr 2025 12:16:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1744053405; x=1744658205; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=NYNxwsOXV61ZIb2V+AByCyO6GoIgzrYrBHxopDXUNTM=; b=hPs/AV4RHKcxkQJTj1e5aIHlpbMZYUk2EiZ7G8+Ir93urIMq9ZS/j1pcfsKjqHXAnJ v5FwW8VdLwwwzysavBglx6fmVfYQRuhgnOkeng/psUscINkagZD/GGn5Z4IF0IbyMyDA WtheeLKQ8Eqm8XLZLo3z52SA6N2T8Qr/I9sy1VcjR+lzgtxkPQmVUd6TT/e9NngzTkC2 soGwaHC6adRrbzEd9OKc09p7trK2/FZdmzPBQXi3rwhvQqBF2N84Hd0t1Se/TqXfssp4 HZblmg6dcrECM8ReVn3ltqMQX/7kBwfvoV0aNLCaeHc1GsEk6l44rWrRhL37+bj2P+A3 vpuw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1744053405; x=1744658205; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=NYNxwsOXV61ZIb2V+AByCyO6GoIgzrYrBHxopDXUNTM=; b=jtw2RuTYFL0BzTT+B9QbaoO+IOQC/kyjQ9FhQ62IH0DERKq2/xz/kuDNEE5B+gaGpM NcsuwU7xcFfc1LJ2OPtaz/1Xs+f2P8E17TBBWOyHUvi20AYnf91FoU0hCg2HtFUnCWJZ IkfO7/fBD9j0I0zsC1HvsMrYX6oNUP8PSzv9CK0iVIzSK1aSly7RzF99NDDKNsNRSPiL p33MFfzptWvXCvkZJRrSD+31cvI8APiNX+w+tN0Mze65cdackcDj08JduMPmEpTqVz1p j6niGOkP9uvyoyFV+lIqXM0hGOBb4FV9xoFUbcs+yJsbdG8R5CLAwhoAnDtXG77SRCFn wSnw== X-Forwarded-Encrypted: i=1; AJvYcCVyz0XXqNsMsFIP0udebbJzTYdvnZYRKqJMq4PbtHPxnlfd6mfSJQ9fOx425cEnWrivWCB8SvaJ70pHsQm0@vger.kernel.org, AJvYcCXF2Z6+86QVoL5LwpneB1mdMQflYmFsHny3jryxxI4M/Jlhh9uejrtVqJVl6TletziZda9N/qJYB1B/7Q==@vger.kernel.org, AJvYcCXMx7992KCVhSFAUwqecUWF+kogDkfcb5JNkvPdfRnmdvDQY1lmhLaJu0VNHe5IwwvGKQg4WQ+l+nqb@vger.kernel.org, AJvYcCXP3CorOaQTkoCU9opHTyaLrRANEUUQBWtZhquT9gW9q4STGsLGrPHBDz1h7Gg46ty+BgeQ49MI4HVO/PjM@vger.kernel.org, AJvYcCXeNkVdDuq/PO4npaJ9UtLkrnxPzfvUkpJ7dnfACVeeehlSmAtgnVoLDEY2DbR9ThBqTnHm0xX3lsp0@vger.kernel.org X-Gm-Message-State: AOJu0YzQn2LMSAoYjN52UOYuBopR9JU66eRn6jKksVzjg02SmDbpKPox KlUjapAyHD1bdMFniAud6r2Ic444IxDxwFmPohrnrRHUkiT3pom8 X-Gm-Gg: ASbGncub+iJUpWjtLCkgSJMGalyKH49Y7TeuMFNCnyxxGKu8W8zwwSs8woapK5ES1ps /MYvr+kcItxjb4lvu5RQl556vXIGoSdmGT34tL/J78sCY+4AUWL4Qro5QgP/QQqTHBqWZMfj6TU evrAO6sz8DvwsNcICc7dnxaa4Fp15tpV9lTubWRXqZRd9tRlEynagNGE2dLX8kohS9FEc9mUx+h ic6cV4HBgvzrpYsnpG75raTlovB6dcrex6w7O5tnW5Ud+cE6/gXkOCu7lppg7Zj0zHLxCl/eTA7 zcTrn244z6e+LXolknUynaH9lQaelfUO34SErs+GJ0+BPw5wwnMqKvAJ+FjnhzKphg+/6w== X-Google-Smtp-Source: AGHT+IG7ICPPTHu+cp/DiHodwopL8iqd584OljfQlkAEqpWQ00cRSTSRsix7Y3A6IW3ZiUru9eR/Bw== X-Received: by 2002:a5d:6dac:0:b0:39a:c9ae:9eea with SMTP id ffacd0b85a97d-39d820b0a1bmr542685f8f.10.1744053405018; Mon, 07 Apr 2025 12:16:45 -0700 (PDT) Received: from iku.Home ([2a06:5906:61b:2d00:78b9:80c2:5373:1b49]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-39c30096bb2sm12994453f8f.12.2025.04.07.12.16.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 07 Apr 2025 12:16:44 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Linus Walleij , Greg Kroah-Hartman , Jiri Slaby , Magnus Damm Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org, linux-serial@vger.kernel.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH v2 03/12] dt-bindings: soc: renesas: Document SYS for RZ/V2N SoC Date: Mon, 7 Apr 2025 20:16:19 +0100 Message-ID: <20250407191628.323613-4-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250407191628.323613-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20250407191628.323613-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-gpio@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Lad Prabhakar Add the RZ/V2N (R9A09G056) variant to the existing RZ/V2H(P) System Controller (SYS) binding, as both IPs are very similar. However, they have different SoC IDs, and the RZ/V2N does not have PCIE1 configuration registers, unlike the RZ/V2H(P) SYS IP. To handle these differences, introduce a new compatible string `renesas,r9a09g056-sys`. Signed-off-by: Lad Prabhakar Acked-by: Rob Herring (Arm) Reviewed-by: Geert Uytterhoeven --- v1->v2 - Added ack from Rob --- .../devicetree/bindings/soc/renesas/renesas,r9a09g057-sys.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/soc/renesas/renesas,r9a09g057-sys.yaml b/Documentation/devicetree/bindings/soc/renesas/renesas,r9a09g057-sys.yaml index e0f7503a9f35..c41dcaea568a 100644 --- a/Documentation/devicetree/bindings/soc/renesas/renesas,r9a09g057-sys.yaml +++ b/Documentation/devicetree/bindings/soc/renesas/renesas,r9a09g057-sys.yaml @@ -25,6 +25,7 @@ properties: items: - enum: - renesas,r9a09g047-sys # RZ/G3E + - renesas,r9a09g056-sys # RZ/V2N - renesas,r9a09g057-sys # RZ/V2H reg: From patchwork Mon Apr 7 19:16:20 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Lad, Prabhakar" X-Patchwork-Id: 879147 Received: from mail-wr1-f41.google.com (mail-wr1-f41.google.com [209.85.221.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 637F625334C; Mon, 7 Apr 2025 19:16:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744053410; cv=none; b=iDuylVtY7V9ffrKIDEBWOAXRCJVxguZq0xAw1huwy97viGiMWUzOeoBKkiLaLwMsnWw19x/gjRfYJdZLJaidKNX/RkAqEJG4ScwDSD4d6zYe8tHyu/l8qca9z0/AlAtVQBAzh5qXJnqp1L1RhfC4ATBUB0kN4NR+Jy5GcHSnqVw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744053410; c=relaxed/simple; bh=0B+1TewgmCWcrjnySW5/tZ42pXQm99cbWQWHYOy44Mk=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=LlB17g7qyyqqiKzrfqzAhl4gJ4RDaM31R0j0JAsMPtVHZEf3uB8FUz3C5S1l0HHyC8tPafqDB14afBrN9tLQGGofor74TvLfmIlAPVabY2ifJmThcVaTO9jXKfra6kD6IDkZ3sLt3He+Og2l79MJKK+7sDV8rjrordK7DWDoKwk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=ZOdQGUN+; arc=none smtp.client-ip=209.85.221.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="ZOdQGUN+" Received: by mail-wr1-f41.google.com with SMTP id ffacd0b85a97d-39c13fa05ebso2748322f8f.0; Mon, 07 Apr 2025 12:16:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1744053406; x=1744658206; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=o1wJLCnm36VsIVOA9xaUtxp2j0FApHjt2X+/AAbbO7s=; b=ZOdQGUN+mmzTC/X49AvD10JMv8AtMQWFwalQ203gW+2sJ60IKI4ZzlX1t52bcV5r9E vvRZKBYbVsHCB12tlpVjlkRKUP4k5RgLVQUGTyeu7zsSgzM4/DLsHVu/9eaziF+6tHd+ PrgoxI6FKe01EE1zoFft9RoV/dJi390M+OqNVn5HNpyDm9YA0Yr9LUEOF0wXnqSJLfX3 8LMb2KdWabzz8JHncMbmrAohiRh2fnae38PxVYrCWWglfdcX72/R1t09eVq1Ri5cmXAv UfKKryC45v1QmSeIoWkaudOiZJ6KZSFT2M4IgHzpmJstiuiJ+V2WykQyW5XYbvTelTzU Aa+Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1744053406; x=1744658206; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=o1wJLCnm36VsIVOA9xaUtxp2j0FApHjt2X+/AAbbO7s=; b=r5qKRth+yDDkzp8FQaT+zr4ubLjUZySEgp66ricDz2XIevCjkS7Z7Aj2rPHklbv7zW HSHWHxtENeLOAslxUb8OrqXckcv5E6cNH66aGqohQRlyCrXDhmNjdb2gY9lfLf59WKG9 shG27/VE9YL0bwDjQnRB+Os8qxurTl9y/i5M0/42uFu4dzX3F7HvTIoHBBJQD/R1se/o Gw9ORYbMUncRU+P95e44qrFVKvgiV3hcYNVVqEMYGpot7Q2Y14wxQEmlheDwatpYVb8b iMIQdEjLERLUl2A+U7U7lnEBWX4DMNDERENvwW2ii/1LRByNYhdizi9LMuaKYcMgiz/q lqkg== X-Forwarded-Encrypted: i=1; AJvYcCW83qQo8vfu40KnpdP+V08cAtlhaWYbmtePpL+/+rJcgADP0A0JzjXFwAZn0pI2kXv1mBQiyUKDpKkW@vger.kernel.org, AJvYcCWG+GHEYJMfmeX/aXpcRmIXHfrATeXCkSIV8iHEDCdS2qymSvQS21cPLSpYe8OKkhqJeWbriFDNcnUm@vger.kernel.org, AJvYcCWSgrcRdulh7QnZklFoCgi+84ClpyTlmLC7JqtvUnG0cWH0qBx9o0s1dPE+BCN8MxxWstr7LrV3lmXDiG72@vger.kernel.org, AJvYcCWXTbtXyzCN4WrSwfqdcxjUbVt/kjGSsq2sbjPljB1HSHsdrJ9F0ItgXuBNnkn80mtnPX1opKu2UQLbanuq@vger.kernel.org, AJvYcCWmp0zH45+bbXdgGND0oviLThbRaEXwzLEXloKh9sSJhxmAefg7V1XoFVxv7ptFetZfBaQj+DBri9A0ww==@vger.kernel.org X-Gm-Message-State: AOJu0Yyortkh1UbjbDhjChG033xqhdu31Api23PI9bf1wT8U+dH5lj5B b2yX6DWJHTIYhQn7D37cMThBw+1CN/MdrPDSFAd9L8v17QLkVu9E X-Gm-Gg: ASbGncvm5/soCan2aOc11btDq44LWtll5ouj4hvhDYSPpYWYb5/HmSYHTbtLx6kpmyS mmy9Iniqj9we1hBMxLCE40po2bKkfNq12sO3dY8yMKsAf5UR/hLQr0JE7B6xkHMbn3ryAfcuaJB hBllXDmuVgrqxn934ESqjKb72jXkv20/XcwxNf8UyeU7AstYocWKSjIQBromMudL4XlyihOVOzM ZJSWyuMzjZN8WHrBWIJLmL9pRnIaTpkTFuaZ3lOvFAwu5gCI18nMAI5tmWBY8r0lFGfJ4wu0nA1 3WCDkYwIM6duFwAoFh4/C/n7rI1l7Eof9BRR0EbPR4VwxGEYTuigeYwvAqvxkSVgXOrKxw== X-Google-Smtp-Source: AGHT+IGM8Bd0+0meyyXaYi77kS+CgmgEFkuIXLXRWxW6kMoT6cOlwVvlt3zfWZnOhWRuzEEAdTG5wQ== X-Received: by 2002:a5d:648d:0:b0:392:c64:9aef with SMTP id ffacd0b85a97d-39cb3596df3mr11592311f8f.20.1744053406215; Mon, 07 Apr 2025 12:16:46 -0700 (PDT) Received: from iku.Home ([2a06:5906:61b:2d00:78b9:80c2:5373:1b49]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-39c30096bb2sm12994453f8f.12.2025.04.07.12.16.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 07 Apr 2025 12:16:45 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Linus Walleij , Greg Kroah-Hartman , Jiri Slaby , Magnus Damm Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org, linux-serial@vger.kernel.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH v2 04/12] soc: renesas: sysc: Add SoC identification for RZ/V2N SoC Date: Mon, 7 Apr 2025 20:16:20 +0100 Message-ID: <20250407191628.323613-5-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250407191628.323613-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20250407191628.323613-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-gpio@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Lad Prabhakar Add SoC identification for the RZ/V2N SoC using the System Controller (SYS) block. Signed-off-by: Lad Prabhakar --- v1->v2: - No changes in the code. --- drivers/soc/renesas/Kconfig | 5 ++ drivers/soc/renesas/Makefile | 1 + drivers/soc/renesas/r9a09g056-sys.c | 107 ++++++++++++++++++++++++++++ drivers/soc/renesas/rz-sysc.c | 3 + drivers/soc/renesas/rz-sysc.h | 1 + 5 files changed, 117 insertions(+) create mode 100644 drivers/soc/renesas/r9a09g056-sys.c diff --git a/drivers/soc/renesas/Kconfig b/drivers/soc/renesas/Kconfig index 3fa5ed36d20b..7f4b4088a14e 100644 --- a/drivers/soc/renesas/Kconfig +++ b/drivers/soc/renesas/Kconfig @@ -396,6 +396,7 @@ config ARCH_R9A09G047 config ARCH_R9A09G056 bool "ARM64 Platform support for RZ/V2N" default y if ARCH_RENESAS + select SYS_R9A09G056 help This enables support for the Renesas RZ/V2N SoC variants. @@ -451,6 +452,10 @@ config SYS_R9A09G047 bool "Renesas RZ/G3E System controller support" if COMPILE_TEST select SYSC_RZ +config SYS_R9A09G056 + bool "Renesas RZ/V2N System controller support" if COMPILE_TEST + select SYSC_RZ + config SYS_R9A09G057 bool "Renesas RZ/V2H System controller support" if COMPILE_TEST select SYSC_RZ diff --git a/drivers/soc/renesas/Makefile b/drivers/soc/renesas/Makefile index 81d4c5726e4c..3bdcc6a395d5 100644 --- a/drivers/soc/renesas/Makefile +++ b/drivers/soc/renesas/Makefile @@ -8,6 +8,7 @@ obj-$(CONFIG_ARCH_R9A06G032) += r9a06g032-smp.o endif obj-$(CONFIG_SYSC_R9A08G045) += r9a08g045-sysc.o obj-$(CONFIG_SYS_R9A09G047) += r9a09g047-sys.o +obj-$(CONFIG_SYS_R9A09G056) += r9a09g056-sys.o obj-$(CONFIG_SYS_R9A09G057) += r9a09g057-sys.o # Family diff --git a/drivers/soc/renesas/r9a09g056-sys.c b/drivers/soc/renesas/r9a09g056-sys.c new file mode 100644 index 000000000000..3bea674c785e --- /dev/null +++ b/drivers/soc/renesas/r9a09g056-sys.c @@ -0,0 +1,107 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * RZ/V2N System controller (SYS) driver + * + * Copyright (C) 2025 Renesas Electronics Corp. + */ + +#include +#include +#include +#include +#include +#include + +#include "rz-sysc.h" + +/* Register Offsets */ +#define SYS_LSI_MODE 0x300 +#define SYS_LSI_MODE_SEC_EN BIT(16) +/* + * BOOTPLLCA[1:0] + * [0,0] => 1.1GHZ + * [0,1] => 1.5GHZ + * [1,0] => 1.6GHZ + * [1,1] => 1.7GHZ + */ +#define SYS_LSI_MODE_STAT_BOOTPLLCA55 GENMASK(12, 11) +#define SYS_LSI_MODE_CA55_1_7GHZ 0x3 + +#define SYS_LSI_PRR 0x308 +#define SYS_LSI_PRR_GPU_DIS BIT(0) +#define SYS_LSI_PRR_ISP_DIS BIT(4) + +#define SYS_RZV2N_FEATURE_G31 BIT(0) +#define SYS_RZV2N_FEATURE_C55 BIT(1) +#define SYS_RZV2N_FEATURE_SEC BIT(2) + +static void rzv2n_sys_print_id(struct device *dev, + void __iomem *sysc_base, + struct soc_device_attribute *soc_dev_attr) +{ + unsigned int part_number; + char features[75] = ""; + u32 prr_val, mode_val; + u8 feature_flags; + + prr_val = readl(sysc_base + SYS_LSI_PRR); + mode_val = readl(sysc_base + SYS_LSI_MODE); + + /* Check GPU, ISP and Cryptographic configuration */ + feature_flags = !(prr_val & SYS_LSI_PRR_GPU_DIS) ? SYS_RZV2N_FEATURE_G31 : 0; + feature_flags |= !(prr_val & SYS_LSI_PRR_ISP_DIS) ? SYS_RZV2N_FEATURE_C55 : 0; + feature_flags |= (mode_val & SYS_LSI_MODE_SEC_EN) ? SYS_RZV2N_FEATURE_SEC : 0; + + part_number = 41; + if (feature_flags & SYS_RZV2N_FEATURE_G31) + part_number++; + if (feature_flags & SYS_RZV2N_FEATURE_C55) + part_number += 2; + if (feature_flags & SYS_RZV2N_FEATURE_SEC) + part_number += 4; + + if (feature_flags) { + unsigned int features_len = sizeof(features); + + strscpy(features, "with "); + if (feature_flags & SYS_RZV2N_FEATURE_G31) + strlcat(features, "GE3D (Mali-G31)", features_len); + + if (feature_flags == (SYS_RZV2N_FEATURE_G31 | + SYS_RZV2N_FEATURE_C55 | + SYS_RZV2N_FEATURE_SEC)) + strlcat(features, ", ", features_len); + else if ((feature_flags & SYS_RZV2N_FEATURE_G31) && + (feature_flags & (SYS_RZV2N_FEATURE_C55 | SYS_RZV2N_FEATURE_SEC))) + strlcat(features, " and ", features_len); + + if (feature_flags & SYS_RZV2N_FEATURE_SEC) + strlcat(features, "Cryptographic engine", features_len); + + if ((feature_flags & SYS_RZV2N_FEATURE_SEC) && + (feature_flags & SYS_RZV2N_FEATURE_C55)) + strlcat(features, " and ", features_len); + + if (feature_flags & SYS_RZV2N_FEATURE_C55) + strlcat(features, "ISP (Mali-C55)", features_len); + } + dev_info(dev, "Detected Renesas %s %sn%d Rev %s %s\n", soc_dev_attr->family, + soc_dev_attr->soc_id, part_number, soc_dev_attr->revision, features); + + /* Check CA55 PLL configuration */ + if (FIELD_GET(SYS_LSI_MODE_STAT_BOOTPLLCA55, mode_val) != SYS_LSI_MODE_CA55_1_7GHZ) + dev_warn(dev, "CA55 PLL is not set to 1.7GHz\n"); +} + +static const struct rz_sysc_soc_id_init_data rzv2n_sys_soc_id_init_data __initconst = { + .family = "RZ/V2N", + .id = 0x867d447, + .devid_offset = 0x304, + .revision_mask = GENMASK(31, 28), + .specific_id_mask = GENMASK(27, 0), + .print_id = rzv2n_sys_print_id, +}; + +const struct rz_sysc_init_data rzv2n_sys_init_data = { + .soc_id_init_data = &rzv2n_sys_soc_id_init_data, +}; diff --git a/drivers/soc/renesas/rz-sysc.c b/drivers/soc/renesas/rz-sysc.c index 14db508f669f..ffa65fb4dade 100644 --- a/drivers/soc/renesas/rz-sysc.c +++ b/drivers/soc/renesas/rz-sysc.c @@ -88,6 +88,9 @@ static const struct of_device_id rz_sysc_match[] = { #ifdef CONFIG_SYS_R9A09G047 { .compatible = "renesas,r9a09g047-sys", .data = &rzg3e_sys_init_data }, #endif +#ifdef CONFIG_SYS_R9A09G056 + { .compatible = "renesas,r9a09g056-sys", .data = &rzv2n_sys_init_data }, +#endif #ifdef CONFIG_SYS_R9A09G057 { .compatible = "renesas,r9a09g057-sys", .data = &rzv2h_sys_init_data }, #endif diff --git a/drivers/soc/renesas/rz-sysc.h b/drivers/soc/renesas/rz-sysc.h index aa83948c5117..56bc047a1bff 100644 --- a/drivers/soc/renesas/rz-sysc.h +++ b/drivers/soc/renesas/rz-sysc.h @@ -42,5 +42,6 @@ struct rz_sysc_init_data { extern const struct rz_sysc_init_data rzg3e_sys_init_data; extern const struct rz_sysc_init_data rzg3s_sysc_init_data; extern const struct rz_sysc_init_data rzv2h_sys_init_data; +extern const struct rz_sysc_init_data rzv2n_sys_init_data; #endif /* __SOC_RENESAS_RZ_SYSC_H__ */ From patchwork Mon Apr 7 19:16:21 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Lad, Prabhakar" X-Patchwork-Id: 878784 Received: from mail-wr1-f52.google.com (mail-wr1-f52.google.com [209.85.221.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4F743255E4D; Mon, 7 Apr 2025 19:16:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.52 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744053411; cv=none; b=bKPwslfxww6NiGEDLbcqL/sDQaIHYF4HzIqAYGyyXLhpMev3RprdGU2aBDHYr5VepPaGxA1J0KyoC34PnMs1BZ6PATpR2XaSIEJB/FCwp54EG0l9MZPkQ+QYlJo9a9Jk2qJtSJsa9uOagwx0nwz6srpNnuC/ELCTOdpPzZptsH8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744053411; c=relaxed/simple; bh=SmTuxc2HGOzfxxNBRYMYd/IeC5sthujMGb1ZgFuEZQU=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=jwsD3yyyTESai7J5AZfx37YCx9/hyn42aWLZhJFUuRNCCHUwPTwqv7je+qx2tLF6DYjMJY52lKmwSj2w9laZywjGfii+xv029kmm1XyJ00/9AnuxDWN1vOuoKmgIKnPFURmybmv7sxhbdRR8/4CjWyeszbljMCQ19D4mWgBDW2E= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=eVHqofeq; arc=none smtp.client-ip=209.85.221.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="eVHqofeq" Received: by mail-wr1-f52.google.com with SMTP id ffacd0b85a97d-39c1efc457bso2717306f8f.2; Mon, 07 Apr 2025 12:16:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1744053407; x=1744658207; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=wA6ZUvEy/4+ltDUb9fT4BjjBeieA+DxAavUGPyAkjIk=; b=eVHqofeqlcjR9GQIRbRa2298uwuM7N6WprSJaGwbx6+dzCYeLs5yq+gYf1DISh+2IG pMzmKBwWFbn2uAzECBGQsMRRJEA8rTKjPWAj+LskI6iVginsemUdhPFKcthaI+2xpImz 5LdquQSGYXfQJdgo0otszdehqS4B2VC6HyMYgx2EFM4gWykuO5J6nMQc+WUUdNyOoVnX a5dyFWyGh/PPooL9NMaScfT0Vg5aztvbMvn5Di7h3srTlluRUAn9RU96AVSQAKcvMOCl GqHwTA3TJkqX3fsbQlNJ42CH7QnnSdIfB3gLeBqcps3BY15Cxf7mk+iCoJiCAxstD43N KvzQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1744053407; x=1744658207; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=wA6ZUvEy/4+ltDUb9fT4BjjBeieA+DxAavUGPyAkjIk=; b=WZ0kMw69HBzmtUJRZxTqrqc02WDJoxtuMmjVs6RrbKTr035+3ZBx3sgduTfHcKhJry CeCOshirdYNxAiIezJaEmNhRh5sG5Yx2stgCpK00wJGGMCCK3gQ5Z9CDtppIEhpcHoTf t7qvSz2tA/Xmvf7mS5rdpYbGE8MyWFzFFH6IKG5V6Na1/Yck3GsPgJhZhRjV6nx+rCH3 xCRABEbCII2FOOXHlsyTUUzAQ118n2+CEtew+KZCML7cliHDWhhWjh2zVen+GJ0uA7tD O3qy3tjCVP39A61RDNDuhpTUjGnx6SYnrODTOXY4Z1O3R6PhgiHIiQ7SACG542swzLNp J5ww== X-Forwarded-Encrypted: i=1; AJvYcCU8q1ibFtfZNn2hNE4iy5cHoZZlxCPgpAiNInXoc3VRiIS4cERt3tvYnFt967KAOZzE8L1kc2rc8Pzy1Q==@vger.kernel.org, AJvYcCUilxn1qEWCTB0pfZWbhHttwA55YLwaXCsxYYADeZje8ONYCOhTPJ6jexJxXV6Gb81YQEKsKsGXKeD4lMOs@vger.kernel.org, AJvYcCV5mFM40DfIWpEuEgchXK4lEbHI5A/sOEW/jqECywf4PFzuxk0e0g057LoOW5110FyfVduPdiL+LvpN@vger.kernel.org, AJvYcCXD3xMDbuJfL1jYbfn6reBPudGyWP9yTBOd4qax0h/JfaJ6ObBonWNl0YrqtByz/fa68FzObVhbI78X@vger.kernel.org, AJvYcCXmpYAIAzJIRBNqJ/4y3M0oRoxEtMdI7uWZnwvuPGF9LhJ6iQKQqKfDgU10eRnr6RPllZDA2EBFILh67D1B@vger.kernel.org X-Gm-Message-State: AOJu0YxiVBR59SNy7Y4iG9WrjDZ/bFuyuenqsezdIQf+oZmXuTDiob5I JdWj9OxpMawEMoSpooQMIaioSepl9f//Pc34XXumFSmCgxAx4l7j X-Gm-Gg: ASbGnctyu51d9mjAe0flKk33pgkVdWllW8DMos8lJK3Isre74Q+SQ2/PHOMu6Z/UT4l IsnO/j/13We+ThW/LMV8pkkdRg7RoZJgwE7OQWEGJ8ITEyLW/aOb49mgqiyyyWFjvmjzO3y5eGQ pxn7/PfNe/KOY/Hn890YUFH7dzAcPFb7033sATsg5T4CC8N7uTPPt6PlzpxFmFRx/Miy3jcncPZ sTzFK+5iyyDXFm9KqDTuOwWTesTEs7KT4V7OHFVnw7a3GN27xHOimjBeob4vkx4phsF9wlJqP5n r73bTy1x/UWhRx2r5XL0DXZF76+80lpr9VKQtqjDR6oFCkFjYHXTGSuBz+wo7C22xpPjYw== X-Google-Smtp-Source: AGHT+IFumSbFscd6T07THL7XjBoLWFyTAUJ3VH++zkKA5BX3YNUXrSLlr64sUnNMzrS9v717lde2PQ== X-Received: by 2002:a5d:5f93:0:b0:39c:30f9:1dff with SMTP id ffacd0b85a97d-39cb3575865mr12032263f8f.3.1744053407409; Mon, 07 Apr 2025 12:16:47 -0700 (PDT) Received: from iku.Home ([2a06:5906:61b:2d00:78b9:80c2:5373:1b49]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-39c30096bb2sm12994453f8f.12.2025.04.07.12.16.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 07 Apr 2025 12:16:46 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Linus Walleij , Greg Kroah-Hartman , Jiri Slaby , Magnus Damm Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org, linux-serial@vger.kernel.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH v2 05/12] dt-bindings: serial: renesas: Document RZ/V2N SCIF Date: Mon, 7 Apr 2025 20:16:21 +0100 Message-ID: <20250407191628.323613-6-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250407191628.323613-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20250407191628.323613-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-gpio@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Lad Prabhakar Document SCIF bindings for the Renesas RZ/V2N (a.k.a R9A09G056) SoC. The SCIF interface in Renesas RZ/V2N is identical to the one available in RZ/V2H(P), so `renesas,scif-r9a09g057` will be used as a fallback, allowing reuse of the existing driver without modifications. Signed-off-by: Lad Prabhakar Acked-by: Rob Herring (Arm) Reviewed-by: Geert Uytterhoeven --- v1->v2 - Added ack from Rob --- Documentation/devicetree/bindings/serial/renesas,scif.yaml | 1 + 1 file changed, 1 insertion(+) diff --git a/Documentation/devicetree/bindings/serial/renesas,scif.yaml b/Documentation/devicetree/bindings/serial/renesas,scif.yaml index 8e82999e6acb..24819b204ebf 100644 --- a/Documentation/devicetree/bindings/serial/renesas,scif.yaml +++ b/Documentation/devicetree/bindings/serial/renesas,scif.yaml @@ -86,6 +86,7 @@ properties: - items: - enum: - renesas,scif-r9a09g047 # RZ/G3E + - renesas,scif-r9a09g056 # RZ/V2N - const: renesas,scif-r9a09g057 # RZ/V2H fallback reg: From patchwork Mon Apr 7 19:16:22 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Lad, Prabhakar" X-Patchwork-Id: 879146 Received: from mail-wr1-f45.google.com (mail-wr1-f45.google.com [209.85.221.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 135122566E2; Mon, 7 Apr 2025 19:16:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744053412; cv=none; b=CRxQthpWONoF+FiDPZtUeNtiRuLkXpW+YlkM+3NAU7ONH8uhZQRNbJLOnFXbNhsBZyAyX32416YtB56yrmo9jyM0b154lzH5EQfkZXGhrELi2VswATh08M+wE8urvZRcVm3VwfPDguKHWfh34g9OTohPDzPhf9YqJVl7CbFh7yw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744053412; c=relaxed/simple; bh=4G0tp0zDS3lwwrqyWacRpyQl7T8CjJkqA8ZawXcdo8k=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=L6DkS4cWRTpQ/irS/gvx9IwxhZGUkBnJtBmMf7aOK8BIK3mzjoSDeVnwwI+xfPigpiqVATdZfowRaNR7EvUdC0gmW97pij/FCIrm++xz+9nsX9Ziof7F49KHND+ov3DlPnUDExSHu4dCBAQNvglAkrtWllavktcHOjDDdeQd1Go= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=LJIrTUpk; arc=none smtp.client-ip=209.85.221.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="LJIrTUpk" Received: by mail-wr1-f45.google.com with SMTP id ffacd0b85a97d-39ac9aea656so4118374f8f.3; Mon, 07 Apr 2025 12:16:49 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1744053408; x=1744658208; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=uiJAX6hNL+cP3W/romgo1UG3htgFZca0SKkrB1sYy+A=; b=LJIrTUpk979/HZkwgv/LunCqyIC7ZmSiDVmGlYLnRs4kac9Z9RNbjcXAAi/ot3yi7X S76jOiclIAo8YW0rhVr3cE4QTnL1MhkFBFxTUZqAJKSq/qIvEDg39lutgTt9WZNrhrby AWriwHo2f7UpsWkmBnvMCfDSXqWa2aLkSy3wsIYobH5rOpUvJ3rUDoYWuI04HBbs9hD1 WXwKeEbvbKfW7hX6yC6lYF+9gbwXc/NQyLUGjdGyHtNRPtObV56cKe3peST+U9ESUhih n1E1mBeK2XMeNev+D0pf+lRDOTCZjJZdMkxk/uwJZAYGKyKDZKEB/EbYcvMImHXXn5+5 5wyQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1744053408; x=1744658208; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=uiJAX6hNL+cP3W/romgo1UG3htgFZca0SKkrB1sYy+A=; b=N++RBZGRTM83DeJAF+AGdtu4mHqTIUVOlP9NyJ21F6qlt+kW66dhK/Bs4ok9NN40Ep XpdagN/79J1xidZ4aZvTMwlhR9q+TQN1tZ2rrsqTe8Bm6/lX+ObOv8UbAWW2rlsS2Pd7 VJUFE595AJRMytjH9HU7LhX6WWjdnV7K4PR8v9kEjJXpuElvCWPDodQaWxDhu9vqpon0 9NAY2piwHYU7Jr/TuyBWxpW39i/Axcj+RHShb3E72BX75WfWcG73cXsIDpJm1VwlzuqK fHJlTbDsGCRhWzrIce/5fR9+pSojBsz4GMVt5F0ZEwbix2/g8WjLvOj5qh7vW9t/IzT+ x3Zg== X-Forwarded-Encrypted: i=1; AJvYcCUvZZ7xHTGMf3HcXoxB2UnKQEWq4Wn5NykZgo1Kc5kM52iE99iIn901DJHKYFvBE0iwE3vzGjrUp43y@vger.kernel.org, AJvYcCVJKLenyqcCEz447PE9gVKmq3hVy4C5zoVCMCJbD6uiqT6BROdFgtuasYYLgjM3O4X7yK7L2+0XsSoJ@vger.kernel.org, AJvYcCW0frw9ZhU7zG801aqnmlx5NomFg199GQQS4469Q4vzegW0Z4ume5gcYgHjRZtDQ4rqwOBxzMQxdytcOupl@vger.kernel.org, AJvYcCWRke+rEcGrdsXRq70ElEibDwUmmqiIrwW3JNHCWBOC9d1oeXp/8ikHPotPlhTpYL5GRFXmljYWqxaHZ5PK@vger.kernel.org, AJvYcCWuLcqeJMwCtMmxQLbdr32vfi2FBfa0fLm8WRbjOJzT9717N8U+oRzQ7ADkVyO8o4Mno1AZ6hgs5FoC6A==@vger.kernel.org X-Gm-Message-State: AOJu0Yw8hEBD/7t1cTBHEli4fCxOWHP7PF660N7f14XRkb/hrhWKCdHJ T15pBFnJa7ojaZFHhJi/rxxIkTcoNgntTSefkBtZgNPQQda96zF7 X-Gm-Gg: ASbGncvC4lalh4G0EZpfAV1TeyBK57nzJigh314ceg3EqFsf8AtUhG7pDINxJRWD3KK 5s6SMxFAymC2R6uneGnskA2hveYRp3PrW345pDaz90Mm6Np6Uewl0Exzyqz8HNuvAVF+osNsBKo k1+bIMHuwC4Rdtjv1ng+1rxta+6qpfSSPORiBeiBQeBlsgeuq+AjFugOFiYiRG1aWK8Z2AbiOYq HgRzQ2M0JDflhjA4CVouPy7h9NNQXGYiNHFo3A/RJhLAUs7jGKWzPZr7e4ufVn3vFJ9ZPd2Z1nV sGtUdao+tIZ3uu43naa3scU3iB+qyDNljmkJg1bkb5MsR1spHW1awQKf4rfg7oKEqhgdrA== X-Google-Smtp-Source: AGHT+IHo4qVu5mgzGcigWO6OsS9ibbnohWPLoLSaQblIbzbrKylMfARrZ8s6cBdyFQL4Rk7PWD5unw== X-Received: by 2002:a05:6000:420e:b0:39a:e71d:ee34 with SMTP id ffacd0b85a97d-39d0de67093mr10253538f8f.37.1744053408483; Mon, 07 Apr 2025 12:16:48 -0700 (PDT) Received: from iku.Home ([2a06:5906:61b:2d00:78b9:80c2:5373:1b49]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-39c30096bb2sm12994453f8f.12.2025.04.07.12.16.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 07 Apr 2025 12:16:47 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Linus Walleij , Greg Kroah-Hartman , Jiri Slaby , Magnus Damm Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org, linux-serial@vger.kernel.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH v2 06/12] dt-bindings: clock: renesas: Document RZ/V2N SoC CPG Date: Mon, 7 Apr 2025 20:16:22 +0100 Message-ID: <20250407191628.323613-7-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250407191628.323613-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20250407191628.323613-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-gpio@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Lad Prabhakar Document the device tree bindings for the Renesas RZ/V2N (R9A09G056) SoC Clock Pulse Generator (CPG). Update `renesas,rzv2h-cpg.yaml` to include the compatible string for RZ/V2N SoC and adjust the title and description accordingly. Additionally, introduce `renesas,r9a09g056-cpg.h` to define core clock constants for the RZ/V2N SoC. Note the existing RZ/V2H(P) family-specific clock driver will be reused for this SoC. Signed-off-by: Lad Prabhakar Acked-by: Rob Herring (Arm) Reviewed-by: Geert Uytterhoeven --- v1->v2 - Added ack from Rob --- .../bindings/clock/renesas,rzv2h-cpg.yaml | 5 ++-- .../dt-bindings/clock/renesas,r9a09g056-cpg.h | 24 +++++++++++++++++++ 2 files changed, 27 insertions(+), 2 deletions(-) create mode 100644 include/dt-bindings/clock/renesas,r9a09g056-cpg.h diff --git a/Documentation/devicetree/bindings/clock/renesas,rzv2h-cpg.yaml b/Documentation/devicetree/bindings/clock/renesas,rzv2h-cpg.yaml index c3fe76abd549..f261445bf341 100644 --- a/Documentation/devicetree/bindings/clock/renesas,rzv2h-cpg.yaml +++ b/Documentation/devicetree/bindings/clock/renesas,rzv2h-cpg.yaml @@ -4,13 +4,13 @@ $id: http://devicetree.org/schemas/clock/renesas,rzv2h-cpg.yaml# $schema: http://devicetree.org/meta-schemas/core.yaml# -title: Renesas RZ/{G3E,V2H(P)} Clock Pulse Generator (CPG) +title: Renesas RZ/{G3E,V2H(P),V2N} Clock Pulse Generator (CPG) maintainers: - Lad Prabhakar description: - On Renesas RZ/{G3E,V2H(P)} SoCs, the CPG (Clock Pulse Generator) handles + On Renesas RZ/{G3E,V2H(P),V2N} SoCs, the CPG (Clock Pulse Generator) handles generation and control of clock signals for the IP modules, generation and control of resets, and control over booting, low power consumption and power supply domains. @@ -19,6 +19,7 @@ properties: compatible: enum: - renesas,r9a09g047-cpg # RZ/G3E + - renesas,r9a09g056-cpg # RZ/V2N - renesas,r9a09g057-cpg # RZ/V2H reg: diff --git a/include/dt-bindings/clock/renesas,r9a09g056-cpg.h b/include/dt-bindings/clock/renesas,r9a09g056-cpg.h new file mode 100644 index 000000000000..f4905b27f8d9 --- /dev/null +++ b/include/dt-bindings/clock/renesas,r9a09g056-cpg.h @@ -0,0 +1,24 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) + * + * Copyright (C) 2025 Renesas Electronics Corp. + */ +#ifndef __DT_BINDINGS_CLOCK_RENESAS_R9A09G056_CPG_H__ +#define __DT_BINDINGS_CLOCK_RENESAS_R9A09G056_CPG_H__ + +#include + +/* Core Clock list */ +#define R9A09G056_SYS_0_PCLK 0 +#define R9A09G056_CA55_0_CORE_CLK0 1 +#define R9A09G056_CA55_0_CORE_CLK1 2 +#define R9A09G056_CA55_0_CORE_CLK2 3 +#define R9A09G056_CA55_0_CORE_CLK3 4 +#define R9A09G056_CA55_0_PERIPHCLK 5 +#define R9A09G056_CM33_CLK0 6 +#define R9A09G056_CST_0_SWCLKTCK 7 +#define R9A09G056_IOTOP_0_SHCLK 8 +#define R9A09G056_USB2_0_CLK_CORE0 9 +#define R9A09G056_GBETH_0_CLK_PTP_REF_I 10 +#define R9A09G056_GBETH_1_CLK_PTP_REF_I 11 + +#endif /* __DT_BINDINGS_CLOCK_RENESAS_R9A09G056_CPG_H__ */ From patchwork Mon Apr 7 19:16:23 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Lad, Prabhakar" X-Patchwork-Id: 878783 Received: from mail-wr1-f46.google.com (mail-wr1-f46.google.com [209.85.221.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9F5452571DD; Mon, 7 Apr 2025 19:16:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.46 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744053413; cv=none; b=S5BEzT4z8ob2OhCfJT1qIwsy71bVX/hWnxpMTzvENnOdLJOH6lZvi/cLRdy8lW353iFmRGNnWZDxcaKWjJjv94VBlCnW6zNm3/T1eAqpuJBpDmW5amxX9LUE0xLRT8uyWfkU4e29JwcnQikVQpxvDisuTVVfswjsXVkzHdQpMIw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744053413; c=relaxed/simple; bh=1zRN3vCLMOO2/SGvCnWXCNpgVoAcWNxSCBnCYtmSewc=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=DrLViPhpr/oLJ9B+ZcS3HGVaeN8Vtr43ev1QU6wN4zDBYOcdbEjQbKKLsNO8Vwcq0PL6MY++agEzHqcf6x1aPAIEWxsHVzXBLstc94/EdIMM/8w5lY05424UwmFGFfw6IXy61iIrdmq31OvUDekbe4m1eKY5y7IyPwuk/y3nXVk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=ikVLWNub; arc=none smtp.client-ip=209.85.221.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="ikVLWNub" Received: by mail-wr1-f46.google.com with SMTP id ffacd0b85a97d-391342fc1f6so4228958f8f.1; Mon, 07 Apr 2025 12:16:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1744053410; x=1744658210; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=fpYqoXk6IuDOg/zXbeFnph7xwDpqUI/a/1N8HtCPQ0U=; b=ikVLWNubdXCHOy0yS7TDUu+jTjpHhlKe6tNZuhK7oIGoQM2oIGrqT1wKsDo4bUD7Ei cssl3+f2WyCwOiaRs6pYfpz3Z3l0JmYErib1BIc0cRO/j09nEUy0H/B8e13fOuBlxKW0 ox/KxmXr4bLfRoS32dpXjE8cENR/jW3OkjrgvwqoHBf3YG0lwRIYvvHqhax/IWiAfa8P EXeXoz4OVWnRI4q+E0gs/zKnCR0SSeNKZhVdlZy1UvIudZG2rAqONElQ2Bz+jbnRxcU5 fWcsGreFKWI4Kaqz5F6wF34tUdUlj+ODOZ4FmoEFsEKZcaSqiqq/uqUOo9NhcPw1CvQ5 vU7A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1744053410; x=1744658210; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=fpYqoXk6IuDOg/zXbeFnph7xwDpqUI/a/1N8HtCPQ0U=; b=i6maQ+oLBYvqveIc8Y9tx7ji8GmbnCTMPy+Ne9uTWU8ylTIpZne5BgXbN1RCWT0hUB T1hJ0WStjhViArcq81nsJKmftR2QmmPqCxe1JSvFJX/m2tf4WnciEFgtRP8gX3uuLmHp ttLG7+t/8IGW0dlTet7m4vd1gby5CedZJkjfkGrtwRrfPFcj6vUI+HjFqpblb5mNFTaV AiWZC5yxspPl784ly2p8fCzmWvg47zX+vISjCbVpHwgyg8UPVIWIxPKE4K92WwbrR6fv S0abuH8+zfNu+cjd/2KFpv4ffrGBEmE0RZfuFUuHOCqzoB5CuYdRsSnOyjFU2kDgIy9/ mXzg== X-Forwarded-Encrypted: i=1; AJvYcCUG/5fHioWRmVxPZhRLb1KtCRCZxhgJm1HkNTEBbN7QXYoTMCOLN56CqB1hD7M2VHnqeln7yw+c1m+w4gex@vger.kernel.org, AJvYcCVi+3N6i/fVDq/+MJhTuJuTjc4SV5tVQwCFMl9fVnC8crDvVQgmwCaKMoWForycuN6xrBgkpNHZea+Hx7sx@vger.kernel.org, AJvYcCVt23QwarRkAAIsPUr8r32qNaie+y1vaI3H6mj/QrZqJQNFEgwocKbiQoVUO7s9Eeba/EjcxH68u3pmCw==@vger.kernel.org, AJvYcCWHE9IIdvNGAfuGx1yG/XULgNpn0gxQTptCTmQOaM+z2EudYVBlE1x0G9ngReOSglAdmqG4rhiVjDSQ@vger.kernel.org, AJvYcCXYpdCOmPeXuhuGt5X+fkYOy6qurEi5A8VbbTgZwPk8FItkKK7PIW7rhViOztDaBTY/buauPQ40ac6i@vger.kernel.org X-Gm-Message-State: AOJu0Yx2fUF9I6OQ7XJuh6lV0Qxy4xjKxvavaplOuQA7ojrwaaOW28qw qnsH6nIAudvzqDKT/4g3f7JqnQPJ9K1hqEJHQYecM1W4WXsfVsz2 X-Gm-Gg: ASbGncsxsDjda/0zeq+WJp3Z+s284Rar83wN8kRzqbuYXPR0rVI1120IS+Cg+e0Q6U6 4TU+hVJojdd06QRv4TNJWgYfkPrSviOJ901W+ouMx8p3IRl/IfVCY7NfAu1CBsi3wKmvZl3dMXA uGbqeBHS1H7YsJKDXB83vQMxxR+cbHVPo9YD8R67o2x1RFeCsGT0IMNYDu7NKUNQkCrQiw7p1XW RH/MxRklul3iC7PPslSmSBUPCcL/+7qi7OfLeIJloL50GQDnL4KjskbhfyzR67OHjeHxd+JzEcr OQ2mw6XkBtoJ4X0daakVmo7RIDqha4eP/yYKn5fihtoNu6Rbd3GO6WtOx2Pw5iWRKuYTPw== X-Google-Smtp-Source: AGHT+IErY90dw/S3ClOSO4Gkb90/SruZZI17p03A7DwI2m7j9ZwbBxkGIa4FTvE7Q2FhuBGc2AW50A== X-Received: by 2002:a05:6000:2285:b0:394:ef93:9afc with SMTP id ffacd0b85a97d-39d0de17c21mr10544641f8f.18.1744053409683; Mon, 07 Apr 2025 12:16:49 -0700 (PDT) Received: from iku.Home ([2a06:5906:61b:2d00:78b9:80c2:5373:1b49]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-39c30096bb2sm12994453f8f.12.2025.04.07.12.16.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 07 Apr 2025 12:16:49 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Linus Walleij , Greg Kroah-Hartman , Jiri Slaby , Magnus Damm Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org, linux-serial@vger.kernel.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH v2 07/12] clk: renesas: rzv2h-cpg: Sort compatible list based on SoC part number Date: Mon, 7 Apr 2025 20:16:23 +0100 Message-ID: <20250407191628.323613-8-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250407191628.323613-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20250407191628.323613-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-gpio@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Lad Prabhakar Reorder the compatible entries in `rzv2h_cpg_match[]` to follow a numerical sequence based on the SoC part numbers. Signed-off-by: Lad Prabhakar Reviewed-by: Geert Uytterhoeven --- v1->v2: - No changes in the code. --- drivers/clk/renesas/rzv2h-cpg.c | 12 ++++++------ 1 file changed, 6 insertions(+), 6 deletions(-) diff --git a/drivers/clk/renesas/rzv2h-cpg.c b/drivers/clk/renesas/rzv2h-cpg.c index 3b4f520df627..37fca3b6bde7 100644 --- a/drivers/clk/renesas/rzv2h-cpg.c +++ b/drivers/clk/renesas/rzv2h-cpg.c @@ -1363,17 +1363,17 @@ static int __init rzv2h_cpg_probe(struct platform_device *pdev) } static const struct of_device_id rzv2h_cpg_match[] = { -#ifdef CONFIG_CLK_R9A09G057 - { - .compatible = "renesas,r9a09g057-cpg", - .data = &r9a09g057_cpg_info, - }, -#endif #ifdef CONFIG_CLK_R9A09G047 { .compatible = "renesas,r9a09g047-cpg", .data = &r9a09g047_cpg_info, }, +#endif +#ifdef CONFIG_CLK_R9A09G057 + { + .compatible = "renesas,r9a09g057-cpg", + .data = &r9a09g057_cpg_info, + }, #endif { /* sentinel */ } }; From patchwork Mon Apr 7 19:16:24 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Lad, Prabhakar" X-Patchwork-Id: 879145 Received: from mail-wr1-f45.google.com (mail-wr1-f45.google.com [209.85.221.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 891492571AB; Mon, 7 Apr 2025 19:16:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.45 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744053414; cv=none; b=ZqmMYRpL60iRQKsGyWxB9YAqpQL3Fre5NdCRjvljJw309U9RrZd15vHfdnpwKGVxbrRLvFX4TOu1AwmhqZL9qjKrs0/OpabI+wAHXfXPaTNxxMoeMZpOleYWR/uurejUdeTtnAECKpeOWyPqsvW0rtzCi0L7vCMllMJ1c6KbUA8= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744053414; c=relaxed/simple; bh=3kF9HNUGHBq5y/0THwRRkPCIqfjmzumpVHibDJmTqwo=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=rgeSTMCJIFm7uRX6uEvC/YY70VRAgpkarxSE7lfkEMvdwwHCpI6x4d2SG5rx2nX5hRiDFFnL6AEHL1v+KP9BblDzWYA/oUHNUx7441BUK+xN8f2oiFYnz0ujK2gO1uqYdW87XVxW1/uuzfsPgi/iWAwq5d0cVQomOUED6Q/KTl4= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=fAApnhPD; arc=none smtp.client-ip=209.85.221.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="fAApnhPD" Received: by mail-wr1-f45.google.com with SMTP id ffacd0b85a97d-39c0dfba946so2980677f8f.3; Mon, 07 Apr 2025 12:16:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1744053411; x=1744658211; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Ugu1kcSjIPk0uZLfh/XqUv//0/H2ltkr1wXvDjZNZHc=; b=fAApnhPDdTU0efxi8JgDDsSv3ViqMz93W6nkl8DxEm6Dg4IYwhCLnGeVGpjHQnc52O UJa19C4kg/C6TW2fwcGZ2DaOHeV9Se4HZlnN4+NAxhwY6lhDuNuT3OvqPak6lc+leIDG 2BnPF91lLTHszuPELiMrZ/8giaw4cqKCCNVFXN2ehmbL12mJcOQAQRHTL6OIMWDTeY0+ l0+JrzMO2r7qtknY/OLv5o6h8T+LdrAbLTBQ9v1A7+DRmeaKvvZnKMHjjeT8Jpc53255 7fjLkniMfZsYMARYwMwxceM6E3JP/OO92sUf+IHyXYYaneGXuzzDh7SD1qAyGvA/LbuV ZZNQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1744053411; x=1744658211; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Ugu1kcSjIPk0uZLfh/XqUv//0/H2ltkr1wXvDjZNZHc=; b=ETPGathwkKv/l6v05qRZiUvsCT+bacPW3Jau3ZiYGld5M8fY0eu8cNXyW1YKBt22Cv cPImb99atPyAwdnVwcLw3Nt8nGK8qnd5UZReYjx1+ntSjQtwz9NNpvYoz8rFwr47FFfZ Qb70mXxlYPaqUNZ9jXBeiOyBy23OPi+ZGWlvdiZog5bFjQJl/Yyw5ZaVmETcdfyo5fIN C1WislGdrTSE2pCyNrKhRPyILYNfDKL3Jg+uIFN8ZFKST9rSn9FvZHtzWiFXauUQJUqZ VO8vBdRo1OHl9tw5GUidaGPqKuPpjZYlnvraemB1iQzavaj/loQajA2siqv1/kF6BtcQ Qrig== X-Forwarded-Encrypted: i=1; AJvYcCU13/phH9du2U3q77H4rm26M7bj+GQqLe4SSR69/f0A1ub7pJk1p9JfdRMJnwEILwAIl4OnNpwyQWXRftI6@vger.kernel.org, AJvYcCUkX4quxoeVeg89vKH22c/CBse0mFdeG6Xfn37RkiXBdFWjHHZ3R7cDv2A8HzQavufWnK5Cg5P2E2jJag==@vger.kernel.org, AJvYcCUlxTOPA48bkTz3bUwtb5QOdcMatMzHcKZ0kQc8QIvz79nQZl4JDeanVv2Edk868NdA8MgD69BaqKIq@vger.kernel.org, AJvYcCV+4OIQvarUvH1m5R9TzZMLlzo1MRSfHn//uNXPqYBpbtu/Clit5LeaSMIxKruUuYCYH5vRt4A1FjuiFLTJ@vger.kernel.org, AJvYcCVQRmL3VVyzr0uw+JZQQZTtSxoAvseK8GgGF+fOhw8VHG9kxta8Ads0MLYWfQxeE1+gFS9CtaBV7SwV@vger.kernel.org X-Gm-Message-State: AOJu0YxoW9vpe2oBdvy5TfnzZz3XlMc0OADuxeKubhFaLwY2TPhv+mla oa/P0iVQYeRmpBewClCDI/GwJ6pJs160G3CnwPUjlKQJHz/Zo5ld X-Gm-Gg: ASbGnctMyb8xgyJEflc71VOe/kJQtZZbC7+/dMhV9+aXaPw+0c5Bj87M1wSv3+FtVEU MoqHfl43n/4NlBwvhXLiZtBs9BiBzNhLGGW8JP8GpJSzRgWwfH6wWTE5iU4/03QCpi/DXrfbkoj ZuJtJFZezWSMZvmG8vL/jG5eE4EadiDul/VeEC1S2PByJhLcMw1rToHd4mWbhqAsx9iJhLT/AL2 8zZ1mo3sF59ZTXMDm4JkrNEws0UOofILm3zvhiQWCuOaVxcB8nvtTWdDDSOEIEiuLHJ/I9s40jh cypPe4lmN70s4P4UDjaL9Q2ffRsulTCBos8SzYJHzRQ1JjH14G23vwfHjzOCvcMlKELqpA== X-Google-Smtp-Source: AGHT+IECsKa0uQVHtkUoa0q928rVwvGFirid86CzysMQzlGg22ejX+jonPprol1HieihHYIwUrY/Ig== X-Received: by 2002:a05:6000:40dc:b0:38f:3c01:fb1f with SMTP id ffacd0b85a97d-39cb35a87cemr11319212f8f.30.1744053410935; Mon, 07 Apr 2025 12:16:50 -0700 (PDT) Received: from iku.Home ([2a06:5906:61b:2d00:78b9:80c2:5373:1b49]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-39c30096bb2sm12994453f8f.12.2025.04.07.12.16.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 07 Apr 2025 12:16:50 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Linus Walleij , Greg Kroah-Hartman , Jiri Slaby , Magnus Damm Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org, linux-serial@vger.kernel.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH v2 08/12] clk: renesas: rzv2h: Add support for RZ/V2N SoC Date: Mon, 7 Apr 2025 20:16:24 +0100 Message-ID: <20250407191628.323613-9-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250407191628.323613-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20250407191628.323613-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-gpio@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Lad Prabhakar The clock structure for RZ/V2N is almost identical to RZ/V2H(P) SoC with less IP blocks compared to RZ/V2H(P). For eg: CRU2/3 are present only on the RZ/V2H(P) SoC. Add minimal clock and reset entries required to boot the Renesas RZ/V2N EVK and binds it with the RZ/V2H CPG family driver. Signed-off-by: Lad Prabhakar Reviewed-by: Geert Uytterhoeven --- v1->v2: - No changes in the code. --- drivers/clk/renesas/Kconfig | 5 + drivers/clk/renesas/Makefile | 1 + drivers/clk/renesas/r9a09g056-cpg.c | 152 ++++++++++++++++++++++++++++ drivers/clk/renesas/rzv2h-cpg.c | 6 ++ drivers/clk/renesas/rzv2h-cpg.h | 1 + 5 files changed, 165 insertions(+) create mode 100644 drivers/clk/renesas/r9a09g056-cpg.c diff --git a/drivers/clk/renesas/Kconfig b/drivers/clk/renesas/Kconfig index 3f9c4deb4c25..45f9ae5b6ef1 100644 --- a/drivers/clk/renesas/Kconfig +++ b/drivers/clk/renesas/Kconfig @@ -41,6 +41,7 @@ config CLK_RENESAS select CLK_R9A08G045 if ARCH_R9A08G045 select CLK_R9A09G011 if ARCH_R9A09G011 select CLK_R9A09G047 if ARCH_R9A09G047 + select CLK_R9A09G056 if ARCH_R9A09G056 select CLK_R9A09G057 if ARCH_R9A09G057 select CLK_R9A09G077 if ARCH_R9A09G077 select CLK_SH73A0 if ARCH_SH73A0 @@ -200,6 +201,10 @@ config CLK_R9A09G047 bool "RZ/G3E clock support" if COMPILE_TEST select CLK_RZV2H +config CLK_R9A09G056 + bool "RZ/V2N clock support" if COMPILE_TEST + select CLK_RZV2H + config CLK_R9A09G057 bool "RZ/V2H(P) clock support" if COMPILE_TEST select CLK_RZV2H diff --git a/drivers/clk/renesas/Makefile b/drivers/clk/renesas/Makefile index 3989515dfec3..59e1a4489d18 100644 --- a/drivers/clk/renesas/Makefile +++ b/drivers/clk/renesas/Makefile @@ -39,6 +39,7 @@ obj-$(CONFIG_CLK_R9A07G054) += r9a07g044-cpg.o obj-$(CONFIG_CLK_R9A08G045) += r9a08g045-cpg.o obj-$(CONFIG_CLK_R9A09G011) += r9a09g011-cpg.o obj-$(CONFIG_CLK_R9A09G047) += r9a09g047-cpg.o +obj-$(CONFIG_CLK_R9A09G056) += r9a09g056-cpg.o obj-$(CONFIG_CLK_R9A09G057) += r9a09g057-cpg.o obj-$(CONFIG_CLK_SH73A0) += clk-sh73a0.o diff --git a/drivers/clk/renesas/r9a09g056-cpg.c b/drivers/clk/renesas/r9a09g056-cpg.c new file mode 100644 index 000000000000..e2712a25c43a --- /dev/null +++ b/drivers/clk/renesas/r9a09g056-cpg.c @@ -0,0 +1,152 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Renesas RZ/V2N CPG driver + * + * Copyright (C) 2025 Renesas Electronics Corp. + */ + +#include +#include +#include +#include + +#include + +#include "rzv2h-cpg.h" + +enum clk_ids { + /* Core Clock Outputs exported to DT */ + LAST_DT_CORE_CLK = R9A09G056_GBETH_1_CLK_PTP_REF_I, + + /* External Input Clocks */ + CLK_AUDIO_EXTAL, + CLK_RTXIN, + CLK_QEXTAL, + + /* PLL Clocks */ + CLK_PLLCM33, + CLK_PLLCLN, + CLK_PLLDTY, + CLK_PLLCA55, + + /* Internal Core Clocks */ + CLK_PLLCM33_DIV16, + CLK_PLLCLN_DIV2, + CLK_PLLCLN_DIV8, + CLK_PLLDTY_ACPU, + CLK_PLLDTY_ACPU_DIV4, + + /* Module Clocks */ + MOD_CLK_BASE, +}; + +static const struct clk_div_table dtable_1_8[] = { + {0, 1}, + {1, 2}, + {2, 4}, + {3, 8}, + {0, 0}, +}; + +static const struct clk_div_table dtable_2_64[] = { + {0, 2}, + {1, 4}, + {2, 8}, + {3, 16}, + {4, 64}, + {0, 0}, +}; + +static const struct cpg_core_clk r9a09g056_core_clks[] __initconst = { + /* External Clock Inputs */ + DEF_INPUT("audio_extal", CLK_AUDIO_EXTAL), + DEF_INPUT("rtxin", CLK_RTXIN), + DEF_INPUT("qextal", CLK_QEXTAL), + + /* PLL Clocks */ + DEF_FIXED(".pllcm33", CLK_PLLCM33, CLK_QEXTAL, 200, 3), + DEF_FIXED(".pllcln", CLK_PLLCLN, CLK_QEXTAL, 200, 3), + DEF_FIXED(".plldty", CLK_PLLDTY, CLK_QEXTAL, 200, 3), + DEF_PLL(".pllca55", CLK_PLLCA55, CLK_QEXTAL, PLLCA55), + + /* Internal Core Clocks */ + DEF_FIXED(".pllcm33_div16", CLK_PLLCM33_DIV16, CLK_PLLCM33, 1, 16), + + DEF_FIXED(".pllcln_div2", CLK_PLLCLN_DIV2, CLK_PLLCLN, 1, 2), + DEF_FIXED(".pllcln_div8", CLK_PLLCLN_DIV8, CLK_PLLCLN, 1, 8), + + DEF_DDIV(".plldty_acpu", CLK_PLLDTY_ACPU, CLK_PLLDTY, CDDIV0_DIVCTL2, dtable_2_64), + DEF_FIXED(".plldty_acpu_div4", CLK_PLLDTY_ACPU_DIV4, CLK_PLLDTY_ACPU, 1, 4), + + /* Core Clocks */ + DEF_FIXED("sys_0_pclk", R9A09G056_SYS_0_PCLK, CLK_QEXTAL, 1, 1), + DEF_DDIV("ca55_0_coreclk0", R9A09G056_CA55_0_CORE_CLK0, CLK_PLLCA55, + CDDIV1_DIVCTL0, dtable_1_8), + DEF_DDIV("ca55_0_coreclk1", R9A09G056_CA55_0_CORE_CLK1, CLK_PLLCA55, + CDDIV1_DIVCTL1, dtable_1_8), + DEF_DDIV("ca55_0_coreclk2", R9A09G056_CA55_0_CORE_CLK2, CLK_PLLCA55, + CDDIV1_DIVCTL2, dtable_1_8), + DEF_DDIV("ca55_0_coreclk3", R9A09G056_CA55_0_CORE_CLK3, CLK_PLLCA55, + CDDIV1_DIVCTL3, dtable_1_8), + DEF_FIXED("iotop_0_shclk", R9A09G056_IOTOP_0_SHCLK, CLK_PLLCM33_DIV16, 1, 1), +}; + +static const struct rzv2h_mod_clk r9a09g056_mod_clks[] __initconst = { + DEF_MOD_CRITICAL("gic_0_gicclk", CLK_PLLDTY_ACPU_DIV4, 1, 3, 0, 19, + BUS_MSTOP(3, BIT(5))), + DEF_MOD("scif_0_clk_pck", CLK_PLLCM33_DIV16, 8, 15, 4, 15, + BUS_MSTOP(3, BIT(14))), + DEF_MOD("sdhi_0_imclk", CLK_PLLCLN_DIV8, 10, 3, 5, 3, + BUS_MSTOP(8, BIT(2))), + DEF_MOD("sdhi_0_imclk2", CLK_PLLCLN_DIV8, 10, 4, 5, 4, + BUS_MSTOP(8, BIT(2))), + DEF_MOD("sdhi_0_clk_hs", CLK_PLLCLN_DIV2, 10, 5, 5, 5, + BUS_MSTOP(8, BIT(2))), + DEF_MOD("sdhi_0_aclk", CLK_PLLDTY_ACPU_DIV4, 10, 6, 5, 6, + BUS_MSTOP(8, BIT(2))), + DEF_MOD("sdhi_1_imclk", CLK_PLLCLN_DIV8, 10, 7, 5, 7, + BUS_MSTOP(8, BIT(3))), + DEF_MOD("sdhi_1_imclk2", CLK_PLLCLN_DIV8, 10, 8, 5, 8, + BUS_MSTOP(8, BIT(3))), + DEF_MOD("sdhi_1_clk_hs", CLK_PLLCLN_DIV2, 10, 9, 5, 9, + BUS_MSTOP(8, BIT(3))), + DEF_MOD("sdhi_1_aclk", CLK_PLLDTY_ACPU_DIV4, 10, 10, 5, 10, + BUS_MSTOP(8, BIT(3))), + DEF_MOD("sdhi_2_imclk", CLK_PLLCLN_DIV8, 10, 11, 5, 11, + BUS_MSTOP(8, BIT(4))), + DEF_MOD("sdhi_2_imclk2", CLK_PLLCLN_DIV8, 10, 12, 5, 12, + BUS_MSTOP(8, BIT(4))), + DEF_MOD("sdhi_2_clk_hs", CLK_PLLCLN_DIV2, 10, 13, 5, 13, + BUS_MSTOP(8, BIT(4))), + DEF_MOD("sdhi_2_aclk", CLK_PLLDTY_ACPU_DIV4, 10, 14, 5, 14, + BUS_MSTOP(8, BIT(4))), +}; + +static const struct rzv2h_reset r9a09g056_resets[] __initconst = { + DEF_RST(3, 0, 1, 1), /* SYS_0_PRESETN */ + DEF_RST(3, 8, 1, 9), /* GIC_0_GICRESET_N */ + DEF_RST(3, 9, 1, 10), /* GIC_0_DBG_GICRESET_N */ + DEF_RST(9, 5, 4, 6), /* SCIF_0_RST_SYSTEM_N */ + DEF_RST(10, 7, 4, 24), /* SDHI_0_IXRST */ + DEF_RST(10, 8, 4, 25), /* SDHI_1_IXRST */ + DEF_RST(10, 9, 4, 26), /* SDHI_2_IXRST */ +}; + +const struct rzv2h_cpg_info r9a09g056_cpg_info __initconst = { + /* Core Clocks */ + .core_clks = r9a09g056_core_clks, + .num_core_clks = ARRAY_SIZE(r9a09g056_core_clks), + .last_dt_core_clk = LAST_DT_CORE_CLK, + .num_total_core_clks = MOD_CLK_BASE, + + /* Module Clocks */ + .mod_clks = r9a09g056_mod_clks, + .num_mod_clks = ARRAY_SIZE(r9a09g056_mod_clks), + .num_hw_mod_clks = 25 * 16, + + /* Resets */ + .resets = r9a09g056_resets, + .num_resets = ARRAY_SIZE(r9a09g056_resets), + + .num_mstop_bits = 192, +}; diff --git a/drivers/clk/renesas/rzv2h-cpg.c b/drivers/clk/renesas/rzv2h-cpg.c index 37fca3b6bde7..59df9a56c22b 100644 --- a/drivers/clk/renesas/rzv2h-cpg.c +++ b/drivers/clk/renesas/rzv2h-cpg.c @@ -1369,6 +1369,12 @@ static const struct of_device_id rzv2h_cpg_match[] = { .data = &r9a09g047_cpg_info, }, #endif +#ifdef CONFIG_CLK_R9A09G056 + { + .compatible = "renesas,r9a09g056-cpg", + .data = &r9a09g056_cpg_info, + }, +#endif #ifdef CONFIG_CLK_R9A09G057 { .compatible = "renesas,r9a09g057-cpg", diff --git a/drivers/clk/renesas/rzv2h-cpg.h b/drivers/clk/renesas/rzv2h-cpg.h index d0678ff1c7cb..50e09fd6bbf6 100644 --- a/drivers/clk/renesas/rzv2h-cpg.h +++ b/drivers/clk/renesas/rzv2h-cpg.h @@ -339,6 +339,7 @@ struct rzv2h_cpg_info { }; extern const struct rzv2h_cpg_info r9a09g047_cpg_info; +extern const struct rzv2h_cpg_info r9a09g056_cpg_info; extern const struct rzv2h_cpg_info r9a09g057_cpg_info; #endif /* __RENESAS_RZV2H_CPG_H__ */ From patchwork Mon Apr 7 19:16:25 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Lad, Prabhakar" X-Patchwork-Id: 878782 Received: from mail-wr1-f42.google.com (mail-wr1-f42.google.com [209.85.221.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E740E257AFF; Mon, 7 Apr 2025 19:16:53 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744053415; cv=none; b=cDfnYSgDduAupVmzilyXyO++0q6XB694lITF4Bn546O4UIk1EEH7362b3sak3ByNMD7pylfX/R4Ce7DCqNFFw0CfQKqeOjODwIWc9ThEsSlVmEj8W9H8LrQUbm+GNToemtkzO5Wy0XgbfojAdfFFMC4d/LALSbp9IWHo+urVxyM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744053415; c=relaxed/simple; bh=dTapJYMltZ/LkEZoix/tSaPJdrQ5H79wRE3apyv56EQ=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=DLe3U3IfORdg84FrzcpKJ4xg86ZEPYH5RMr4cuvPt7o1G3H4vVle3ZfqRZIkVh7EJDz00G/MgATG/DLolQEEkTegGlWMFrizlLPt8mavGQ8/4zh5tKyE+GLvO/nBDjGTzwtSosnq92yQTOiSfW8jiv1IYFZrOMOyCfOgiCiIk1g= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=nGSsEXD5; arc=none smtp.client-ip=209.85.221.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="nGSsEXD5" Received: by mail-wr1-f42.google.com with SMTP id ffacd0b85a97d-3913d129c1aso3291263f8f.0; Mon, 07 Apr 2025 12:16:53 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1744053412; x=1744658212; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=eEBbZeo6UYdkpEaruUccb1yRp1WUtpCpe/onjplnb9E=; b=nGSsEXD5stKNDtGRpS7gg6hglBzdSX6c0bKikpMRQdp3RCUkyAdcbuTuFyJpHO6Bf6 Y3Wa31EOBz14vMOKW93H3TYyEvyL1dOShtKRywRCaquMwjWie+LP4I1X+BP1AZTtO1Np UjGz0Hdgf+W99ImHQIOFGDrBdbhtaUig2wZaHOxQWfd9/VoB4LDAKOHBThyO1CPVpltC EN3rf3+xoomNlZKFnx90od8am2w8wvhPvbDoH/tAQChqONvA5XN7w/90/ECDcxIAi1/q c2Jw9JDoLQXhk/8d+2BiqhNeIn0nIa9+SpPSwzqsYwrSo7/9IPCc5G4yfZDJY3KcNzfJ c6EA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1744053412; x=1744658212; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=eEBbZeo6UYdkpEaruUccb1yRp1WUtpCpe/onjplnb9E=; b=dHg8THY5Cri25/pXrABJ9LmXxnGWPiAHmMjk0qfz+w0BgdJygLqlEhiJpdveyOat8W cFuJ1mytRHC/6g53Pbfp194XlbmkaBIhLulPSnqrPvutwixKDyfchE529H7DtuScJqPy LKamFBVZSFS7JA9PcI/r4UdfhMeAyCeWDemnCr8lQaDUwOzzItTreYzj40C1g48B3yaG LOjCoWbwUv1kZkpOkriiouhPiy5hkilNLTD5wSToT43qHIZ4qebaQ/Ux8rVZXxTWwKN8 9FwBvCSPCc6RW0VF8MDIwEWCTtEF5FFaz7XvsbwSQaFi4YcYqqN+0fz7JWAFRocekJO1 gJCA== X-Forwarded-Encrypted: i=1; AJvYcCUSawGBViZR+n/CfQuRtoYTGRqjgEjo8jG0DTOX/J3qLxtvsfEleikANkgB7zJGR2lBJK3YXhswM72O@vger.kernel.org, AJvYcCVPMwXQ8R56yaVtxWgd/6MXDf6jVD71ns5dDBvnhZ0p2/g46xth0PDxLHVHT524DaEwizxQE6OmIDjT@vger.kernel.org, AJvYcCVxRLyFnl0muIHZ+ion0adb12RfkU+qdlClOhFMIXDgVFYR+hNddLiIJXKKCZjzC9IQgj5f/sRaKkzcQN2N@vger.kernel.org, AJvYcCWLvpHSNDIMT6m/gF2PCGTeWh+kgVQWVVbMUw2b41Zd+BvF18ERso2eVOUhLahVtSvZpuPSR6RD6YSTbQ==@vger.kernel.org, AJvYcCX+Q37OgslolPzYSgbRppB6f98iixIfAvpg2pto/qKbkrA81ew/1CGU4fkPmJaAEzIVP9m+yVJ7V62cEPxv@vger.kernel.org X-Gm-Message-State: AOJu0Yx3pLggHROmUssoh/8+6WwkrCadpdRV0lydggj4kJLDiNgoRaxy NBkviKr3D4jDEHvPGfEyDRhgXgU25dBSz0ejq2J2R+L8Ke/YAjBV X-Gm-Gg: ASbGnctoalUjA3llaZACdW/ZJHvhm79ZVpFBLmyuXEhA9QR239ko7As9FDQpXvC17av boOigjcYPMv9cBC6p845VoVnLlTfxckxaiy3n8cL0uYwSP0xW36y/ORWuAhvG5Do0EjTq7bwP5B 29Ss94fj0+drPyCTjHeYzWY5txm5xGZchLBxQbgYJBAGeT+1vISlsebfI9IJldtclIrxGBuMgxx qwPXgC/yUYvbWEs05zfxcWo4K7QxeOCxlzsC/lwYMESeV+tCciAjSaSUjTg0X9GD6fWijvEMz6d Zs2qoXzlioaaEo9PuW6+Q7mFQAR9lPhd1lUJKqn2/REwRBRCsa1r9xQyvIXZlNJUsCnrIw== X-Google-Smtp-Source: AGHT+IFiDUo9J2+nBZy+79g55q/2Htaf/2z9pu/kiC27rFNG7z1qWseBbo+Sk0V1MHq4JaDQClWaUQ== X-Received: by 2002:a05:6000:186d:b0:38f:3224:65e5 with SMTP id ffacd0b85a97d-39d820b0b73mr592410f8f.12.1744053412019; Mon, 07 Apr 2025 12:16:52 -0700 (PDT) Received: from iku.Home ([2a06:5906:61b:2d00:78b9:80c2:5373:1b49]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-39c30096bb2sm12994453f8f.12.2025.04.07.12.16.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 07 Apr 2025 12:16:51 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Linus Walleij , Greg Kroah-Hartman , Jiri Slaby , Magnus Damm Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org, linux-serial@vger.kernel.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH v2 09/12] dt-bindings: pinctrl: renesas: Document RZ/V2N SoC Date: Mon, 7 Apr 2025 20:16:25 +0100 Message-ID: <20250407191628.323613-10-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250407191628.323613-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20250407191628.323613-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-gpio@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Lad Prabhakar Add documentation for the pin controller found on the Renesas RZ/V2N (R9A09G056) SoC. The RZ/V2N PFC differs slightly from the RZ/G2L family and is almost identical to the RZ/V2H(P) SoC, except that the RZ/V2H(P) SoC has an additional dedicated pin. To account for this, a SoC-specific compatible string, 'renesas,r9a09g056-pinctrl', is introduced for the RZ/V2N SoC. Signed-off-by: Lad Prabhakar Reviewed-by: Geert Uytterhoeven --- v1->v2: - Dropped `renesas,r9a09g056-pinctrl.h` header file. --- .../devicetree/bindings/pinctrl/renesas,rzg2l-pinctrl.yaml | 2 ++ 1 file changed, 2 insertions(+) diff --git a/Documentation/devicetree/bindings/pinctrl/renesas,rzg2l-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/renesas,rzg2l-pinctrl.yaml index 768bb3c2b456..5156d54b240b 100644 --- a/Documentation/devicetree/bindings/pinctrl/renesas,rzg2l-pinctrl.yaml +++ b/Documentation/devicetree/bindings/pinctrl/renesas,rzg2l-pinctrl.yaml @@ -27,6 +27,7 @@ properties: - renesas,r9a07g044-pinctrl # RZ/G2{L,LC} - renesas,r9a08g045-pinctrl # RZ/G3S - renesas,r9a09g047-pinctrl # RZ/G3E + - renesas,r9a09g056-pinctrl # RZ/V2N - renesas,r9a09g057-pinctrl # RZ/V2H(P) - items: @@ -145,6 +146,7 @@ allOf: contains: enum: - renesas,r9a09g047-pinctrl + - renesas,r9a09g056-pinctrl - renesas,r9a09g057-pinctrl then: properties: From patchwork Mon Apr 7 19:16:26 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Lad, Prabhakar" X-Patchwork-Id: 879144 Received: from mail-wr1-f41.google.com (mail-wr1-f41.google.com [209.85.221.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EBE0F2580FA; Mon, 7 Apr 2025 19:16:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744053416; cv=none; b=NgIYKhxgfAnjF2TB2EpDdsgR8f1sz1am3+ABWj1qXHqEaIrfREIByJiQsDcf1BjPK0tN/ZyJPIyZsz/U1I7bjMKop/HS6vlKWZaongAT72ksydtaJaNTDqQAqiEUZgvYwjCpZkQQtE7OVUOIqGdL1tei8y6Nb4xCceA8LnunzxM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744053416; c=relaxed/simple; bh=YUgtdkCswpmcmSLt8cbM6c9IsNrvF/hy6GF1DInSUvM=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=X5JZZ5VxMektLtIVKNWf5CarstOqprGineLpAGYbHcIK7d+h6P/6Xhq81ucnbPliYyusT1z9ZMarerdLGw/4cVlBUhbT1NeJ1LFZeR53raHUvu+ash3wkq8aJk5z+XC1qTYLlXmce82yhDiPop+Y1QnZxnsWTghYLqw9jKg91mk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=ETnoPFhC; arc=none smtp.client-ip=209.85.221.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="ETnoPFhC" Received: by mail-wr1-f41.google.com with SMTP id ffacd0b85a97d-39c31e4c3e5so2938073f8f.0; Mon, 07 Apr 2025 12:16:54 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1744053413; x=1744658213; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=0HVqosNrSIW/pKBI7Ggnwy8rlAyo8lRrabHAPvILChA=; b=ETnoPFhCEGrMwlqG0gA8MTkQbH/C7TP4Qunfs3jRLBkIMJtXDZ9tIRuU2C2Pe6q8R4 vvQlrUEa9uzWL2jha8mlxHXgN/KZxLuIN0KYEF7vNFr/L/qf9/ljIkDGuz9vNKNM22MY ws7YAtQvbkDaSC9HQ9cQYhGOj24iWY95iOYHubWz0HdA74yqHFp45YCEPBES8ca80qOS fEv2unbFVttpZ39XhF4JU4nAihAj2muGzn+yLvi/bIswhRcvnHN90wWzAbUlnkTRzK8A e1b8niE4IM93gFwmXx+/9113LkteOycTTDTQd5OlekW2kBDsmU7O/exyhtuaq9UAaAZD j5rQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1744053413; x=1744658213; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=0HVqosNrSIW/pKBI7Ggnwy8rlAyo8lRrabHAPvILChA=; b=gXz3kcvtroKqRhA7Yptb4pFin88aWmV3/eWFHJOLyxcI0n4M2zOWwwKmCy+9j1ifZE o3I/kr+4otmSqCQVjBQYA17ZazJ2TpxB8wS7FpcLaKLtUzn/6LRgpcTfC7tCGn2yRIh8 wCFI2BqBnhUo0naPDnHNGriQUy+he1eAu/9fXwfgEpkhUERBJavaZ+Ac/kkk5TbS5yKm eeE43ZRzDQ3x0h8OsesrWI6Zb4RYXDRaIQ/mF6VxK5VbgzOTPxZwOl7u7tOadvmfOb4P Xl61TDFFdleBiAMydGDQajbXmRF9/12WXbcngcOpySqzMD2Pco6bSZZMXoMFgy/hzmB2 K29g== X-Forwarded-Encrypted: i=1; AJvYcCUrwpibANHs+ScCW4p9KRXKtzD+XiuB0owc1UuEBDMP93XTw8IVdMeYtxg8ZOg+s3N/1lss2kpqRgQHnkJp@vger.kernel.org, AJvYcCVDf/84qhAnho+7za5WFZga4PxZremsunlS64Q/tBGl9u+lrh8zLNtUzaRyNVQgw/s/AjlsjOII4SanjCYy@vger.kernel.org, AJvYcCW+JaEGZpFiPLeI2EuURgIj4uCjvLeuZ1Wk0jnQQZoyRxGW+hGaCvMyvxrJgHan5bsrHKdKFizC0HhZvg==@vger.kernel.org, AJvYcCW7zd0DozqeXdSlIz46W7wI2pzo8oliIN1UXChyCUDXA0nNuaDmpcBwV0Cczgtptgcf9kJctkaQWCab@vger.kernel.org, AJvYcCXuvrq5x9IkMi3EjF1hI2sPRicFSY7uKXTMAWOooMbdI7JpZsXQxGHmbcURt37wS7TNYGWgUnUMIqhN@vger.kernel.org X-Gm-Message-State: AOJu0YwIYmSIURIhK7qxj0261NaAeLgYaZltyu8rcshVtlIo6V4ptO2O IPgHc5gQcf68R2xtHJjmwG303fjGgJ9AlUphdWTXb1SCZ4gaj8cN X-Gm-Gg: ASbGncvcZq8WkuKLj3MchOxXZj842XDDswKMl43dvC56winik2cYO7cf1qZNwQEfGwU Ebo3yeU7CIM4bgmd+acrhdK73UAWNFpJOCfRPO2XkeGsZs66rCT39e+bV27fcqGRTC2pnDuF5OF 7uJ+oiEGXE6XCIwEAdzfV+hOL79dDtAqem2epamGU4zoc9wbwzdEQ/FAlqicYSfSBTQ013uWfFa dBSYoXqtV4gRKTfEKLoFOztFUw3PpXmr9z470XDc9ah9+SNlTtZ4yYtFE4H+aBVcHnFxzZNG+AA YczIvYOzU2BgwBqR5RASzvkNrFrDGrcT+IEcLnYj6+doMxYNhejwZddM2EhH/29ia0OxC2xFeqh 0NGLz X-Google-Smtp-Source: AGHT+IFKNaCP2JI5kKFbN2JYH16oEkn3RK5Xzyr/BQwUoLUTh0SYG5lOksCxM8yv2vJ3Sp9JEUUPHw== X-Received: by 2002:a05:6000:2489:b0:391:4873:7943 with SMTP id ffacd0b85a97d-39cb35aaaeamr11111784f8f.32.1744053413103; Mon, 07 Apr 2025 12:16:53 -0700 (PDT) Received: from iku.Home ([2a06:5906:61b:2d00:78b9:80c2:5373:1b49]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-39c30096bb2sm12994453f8f.12.2025.04.07.12.16.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 07 Apr 2025 12:16:52 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Linus Walleij , Greg Kroah-Hartman , Jiri Slaby , Magnus Damm Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org, linux-serial@vger.kernel.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH v2 10/12] pinctrl: renesas: rzg2l: Add support for RZ/V2N SoC Date: Mon, 7 Apr 2025 20:16:26 +0100 Message-ID: <20250407191628.323613-11-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250407191628.323613-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20250407191628.323613-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-gpio@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Lad Prabhakar Add pinctrl support for the Renesas RZ/V2N SoC by reusing the existing RZ/V2H(P) pin configuration data. The PFC block is nearly identical, with the only difference being the absence of `PCIE1_RSTOUTB` on RZ/V2N. To accommodate this, move the `PCIE1_RSTOUTB` entry to the end of the `rzv2h_dedicated_pins` array and set `.n_dedicated_pins` to `ARRAY_SIZE(rzv2h_dedicated_pins) - 1` in the RZ/V2N OF data. Signed-off-by: Lad Prabhakar Reviewed-by: Geert Uytterhoeven --- v1->v2: - No changes in the code. --- drivers/pinctrl/renesas/Kconfig | 1 + drivers/pinctrl/renesas/pinctrl-rzg2l.c | 36 ++++++++++++++++++++++++- 2 files changed, 36 insertions(+), 1 deletion(-) diff --git a/drivers/pinctrl/renesas/Kconfig b/drivers/pinctrl/renesas/Kconfig index 3c18d908b21e..e16034fc1bbf 100644 --- a/drivers/pinctrl/renesas/Kconfig +++ b/drivers/pinctrl/renesas/Kconfig @@ -42,6 +42,7 @@ config PINCTRL_RENESAS select PINCTRL_RZG2L if ARCH_RZG2L select PINCTRL_RZV2M if ARCH_R9A09G011 select PINCTRL_RZG2L if ARCH_R9A09G047 + select PINCTRL_RZG2L if ARCH_R9A09G056 select PINCTRL_RZG2L if ARCH_R9A09G057 select PINCTRL_PFC_SH7203 if CPU_SUBTYPE_SH7203 select PINCTRL_PFC_SH7264 if CPU_SUBTYPE_SH7264 diff --git a/drivers/pinctrl/renesas/pinctrl-rzg2l.c b/drivers/pinctrl/renesas/pinctrl-rzg2l.c index c72e250f4a15..ae5e040f3276 100644 --- a/drivers/pinctrl/renesas/pinctrl-rzg2l.c +++ b/drivers/pinctrl/renesas/pinctrl-rzg2l.c @@ -2304,7 +2304,6 @@ static struct rzg2l_dedicated_configs rzv2h_dedicated_pins[] = { { "SD1DAT3", RZG2L_SINGLE_PIN_PACK(0xc, 3, (PIN_CFG_IOLH_RZV2H | PIN_CFG_SR | PIN_CFG_IEN | PIN_CFG_PUPD)) }, { "PCIE0_RSTOUTB", RZG2L_SINGLE_PIN_PACK(0xe, 0, (PIN_CFG_IOLH_RZV2H | PIN_CFG_SR)) }, - { "PCIE1_RSTOUTB", RZG2L_SINGLE_PIN_PACK(0xe, 1, (PIN_CFG_IOLH_RZV2H | PIN_CFG_SR)) }, { "ET0_MDIO", RZG2L_SINGLE_PIN_PACK(0xf, 0, (PIN_CFG_IOLH_RZV2H | PIN_CFG_SR | PIN_CFG_IEN | PIN_CFG_PUPD)) }, { "ET0_MDC", RZG2L_SINGLE_PIN_PACK(0xf, 1, (PIN_CFG_IOLH_RZV2H | PIN_CFG_SR | @@ -2359,6 +2358,14 @@ static struct rzg2l_dedicated_configs rzv2h_dedicated_pins[] = { { "ET1_RXD1", RZG2L_SINGLE_PIN_PACK(0x14, 5, (PIN_CFG_PUPD)) }, { "ET1_RXD2", RZG2L_SINGLE_PIN_PACK(0x14, 6, (PIN_CFG_PUPD)) }, { "ET1_RXD3", RZG2L_SINGLE_PIN_PACK(0x14, 7, (PIN_CFG_PUPD)) }, + + /* + * This pin is only available on the RZ/V2H(P) SoC and not on the RZ/V2N. + * Since this array is shared with the RZ/V2N SoC, this entry should be placed + * at the end. This ensures that on the RZ/V2N, we can set + * `.n_dedicated_pins = ARRAY_SIZE(rzv2h_dedicated_pins) - 1,`. + */ + { "PCIE1_RSTOUTB", RZG2L_SINGLE_PIN_PACK(0xe, 1, (PIN_CFG_IOLH_RZV2H | PIN_CFG_SR)) }, }; static struct rzg2l_dedicated_configs rzg3e_dedicated_pins[] = { @@ -3349,6 +3356,29 @@ static struct rzg2l_pinctrl_data r9a09g047_data = { .bias_param_to_hw = &rzv2h_bias_param_to_hw, }; +static struct rzg2l_pinctrl_data r9a09g056_data = { + .port_pins = rzv2h_gpio_names, + .port_pin_configs = r9a09g057_gpio_configs, + .n_ports = ARRAY_SIZE(r9a09g057_gpio_configs), + .dedicated_pins = rzv2h_dedicated_pins, + .n_port_pins = ARRAY_SIZE(r9a09g057_gpio_configs) * RZG2L_PINS_PER_PORT, + .n_dedicated_pins = ARRAY_SIZE(rzv2h_dedicated_pins) - 1, + .hwcfg = &rzv2h_hwcfg, + .variable_pin_cfg = r9a09g057_variable_pin_cfg, + .n_variable_pin_cfg = ARRAY_SIZE(r9a09g057_variable_pin_cfg), + .num_custom_params = ARRAY_SIZE(renesas_rzv2h_custom_bindings), + .custom_params = renesas_rzv2h_custom_bindings, +#ifdef CONFIG_DEBUG_FS + .custom_conf_items = renesas_rzv2h_conf_items, +#endif + .pwpr_pfc_lock_unlock = &rzv2h_pwpr_pfc_lock_unlock, + .pmc_writeb = &rzv2h_pmc_writeb, + .oen_read = &rzv2h_oen_read, + .oen_write = &rzv2h_oen_write, + .hw_to_bias_param = &rzv2h_hw_to_bias_param, + .bias_param_to_hw = &rzv2h_bias_param_to_hw, +}; + static struct rzg2l_pinctrl_data r9a09g057_data = { .port_pins = rzv2h_gpio_names, .port_pin_configs = r9a09g057_gpio_configs, @@ -3389,6 +3419,10 @@ static const struct of_device_id rzg2l_pinctrl_of_table[] = { .compatible = "renesas,r9a09g047-pinctrl", .data = &r9a09g047_data, }, + { + .compatible = "renesas,r9a09g056-pinctrl", + .data = &r9a09g056_data, + }, { .compatible = "renesas,r9a09g057-pinctrl", .data = &r9a09g057_data, From patchwork Mon Apr 7 19:16:27 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Lad, Prabhakar" X-Patchwork-Id: 878781 Received: from mail-wm1-f54.google.com (mail-wm1-f54.google.com [209.85.128.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2B1B62586EA; Mon, 7 Apr 2025 19:16:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744053418; cv=none; b=bDx14lavW/NauJ/2T4eibXWYBsCFWn0FtGPQu7+nQRlCYx1jpL/1RmrsabBeNQStne87J41kVPoX/PzS78JN2yGTFesMY1uJTbVTPwJ7RKJIhr7W+wx2386jedIZ757LbDhaFiRfUmzDeEUCVAarLRNG4YQsBRQQFM8ChRwcG58= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744053418; c=relaxed/simple; bh=H9IDe69EjDeeMRbuyVywCZcEKiSKmtygEFDsskB5U4k=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Y4gqminXVbkoksYFkqyMZaQmJU+zuYIIXmNhM+m4avapp7Vuyn8BoDw+/rFQ+p1CniNyvvxa1DTcAyrX/gJach8swPJo93VcRVeN5fE3qCgu992B5MLHX4FFHk8+pCwRri/uWDUSQY9qv5Z5/0VS4KCydPSb4GYRzzwRuidit40= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=lUk9kSU5; arc=none smtp.client-ip=209.85.128.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="lUk9kSU5" Received: by mail-wm1-f54.google.com with SMTP id 5b1f17b1804b1-43edecbfb94so28261115e9.1; Mon, 07 Apr 2025 12:16:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1744053414; x=1744658214; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=N+zOYwWqyIf3fGotD0J16Z6o1/QEeNbzuNTjs9DUhtM=; b=lUk9kSU5ydVe9ag3A8dxYWJ2V5jHwd/WTo/wvoO//Mk70fC8jM8/cCU/bVKcXMPKJl yf3b9WwjT/RAgwenymtDiJq0IEdP6losT6Fg5C7EKC98OjnTgBt8C6lPLvf/KjWOh2oD gxngkbtLj+L7/0BTGDixVPi7s5en/uVAL190yDGC3HtOh6KMDMzIiuma1BsamRibgfQi Kuosu0KMQYuTdFnpU66cspj3+KUGJr1DvZf1w/CXbGo3DsNAFMRNK6zlaXXcaU86M0kP 85syxOsm64SZk3U4qtaXdCYmn2i6SN62az1bQ6E8/5PHKeIvSwHyrKBN8AOq0yLUsAtK A/Hw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1744053414; x=1744658214; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=N+zOYwWqyIf3fGotD0J16Z6o1/QEeNbzuNTjs9DUhtM=; b=SU4KSb7Vijp3D74sFWg7s7TRpCt/D7+NiYvOkBgE4fuQqlEzZs84ySX3HOHy+hYCCg hRdyFNsl8Tc3p4fe06M9YeCAbMIsTANPnRUE9XVtByjnc9ZnngineZbKI5rzrOGOiQzo JESHBDkSsjWc3AUDvrvWOvjINrqoL9FvxFND0hlgS2bvbxgSL1mXcMKgJMxdoec52WPT j7VnfBmOrPcaww25rMvcLtTZ5Hb6zDuYXpvBgRY1zEwU7UNoXF+aABfNsdZsQzdD0IRa hhT72w3NPr3wRQ0z/L4LLnxoMT3ZqSOVS/TfXqUqRER5w/dzDueyIarQSDKe2QEuPzAn TeUA== X-Forwarded-Encrypted: i=1; AJvYcCW14fKKPOgHLTYExZuSgpRu5i5/pp4mKilfzBeAwVWmNghwyfzXBxk5rhkeKNd0xkKnYIGdQPyspy/CUw==@vger.kernel.org, AJvYcCW1Bi5bbb9bdGf8plx+8Hdf+ldPz8eKHwz6eIuRi1LkzYSpKHDZZYVe8UyXCywuTxRErER2JvYlohqN@vger.kernel.org, AJvYcCWnjbfBwixmk7f2Ta/9BYFNxpqEUER5gOezEjfYdLMTmj1gTP6UzodU5XHqFfGe4UuwDbx5W/uKlNZ/Rkt+@vger.kernel.org, AJvYcCWuncLrAmfYDvbcGpmfqHQ2bPU/OsLYlWvEU2HWNLhE9b945unIr8KVoBXbK2eQmryaB4KdLCHLJnds@vger.kernel.org, AJvYcCXUTUIbWitSDn4oPsGuW7BH08By9x9eoVWMvNu5CmyWHdCr99eAh5FuZHsC4t28jtRZ/nLEn8f+Q0WndGtT@vger.kernel.org X-Gm-Message-State: AOJu0YzZz57Zoy51rvaLO9L3ueo5HigPAfou3Ad/DHLN3hYFaBO7Ruex covrb0/1mpg+dnWKPu8N4d6ZLXW2MGxEflEPdcql/Z66CxaGyjy4 X-Gm-Gg: ASbGncvPWEF3ac3yeClyDqZlwluU9R2z5PBtXYaUyMp2/Dd4JVlaqoiVFzJqIi3uGfL ZbukPGkYkqhwMXdaBgbOfJ8uatcyPgJaeO5z0nHCvlm5pv26ferXqRlGclijVNmIGX8+rhYv07g R3/4FLrtdAs2EXeqSzOzVwtGpTRbX0NtAo7rGAD3s6UkaosvjO6zXau2uxgxzW/ZdlkeqN/Mc6G loWZTQtfkZehUrOh9JLqCSrCoI76hnhAnw6eC8Ghwn9zBluyJp/P1/4LmRHwHLbNgja0osaM4Sn jQo2U75SklRBLiq4xS2LxnLg+739ash5S3dG9EmkPq0MkMZZezLqAGu4ryC3XZRngVQDcQ== X-Google-Smtp-Source: AGHT+IFxUAwZ800UYk0s2MclfJVfQ8Oh1enutzUBD8uGItPgshGjAiQiYA7tuWFYtH5SrBbe+NLDkg== X-Received: by 2002:a05:600c:1e13:b0:43c:fbbf:7bf1 with SMTP id 5b1f17b1804b1-43ed0da49e6mr160918775e9.30.1744053414255; Mon, 07 Apr 2025 12:16:54 -0700 (PDT) Received: from iku.Home ([2a06:5906:61b:2d00:78b9:80c2:5373:1b49]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-39c30096bb2sm12994453f8f.12.2025.04.07.12.16.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 07 Apr 2025 12:16:53 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Linus Walleij , Greg Kroah-Hartman , Jiri Slaby , Magnus Damm Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org, linux-serial@vger.kernel.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH v2 11/12] arm64: dts: renesas: Add initial SoC DTSI for RZ/V2N Date: Mon, 7 Apr 2025 20:16:27 +0100 Message-ID: <20250407191628.323613-12-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250407191628.323613-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20250407191628.323613-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-gpio@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Lad Prabhakar Add the initial Device Tree Source Include (DTSI) file for the Renesas RZ/V2N (R9A09G056) SoC. Include support for the following components: - CPU (Cortex-A55 cores with operating points) - External clocks (audio, qextal, rtxin) - Pin controller (GPIO support) - Clock Pulse Generator (CPG) - System controller (SYS) - Serial Communication Interface (SCIF) - Secure Digital Host Interface (SDHI 0/1/2) - Generic Interrupt Controller (GIC) - ARMv8 timer Signed-off-by: Lad Prabhakar Reviewed-by: Geert Uytterhoeven --- v1->v2: - Added RZV2N_Px, RZV2N_PORT_PINMUX, and RZV2N_GPIO macros in SoC DTSI as we are re-using renesas,r9a09g057-pinctrl.h in pictrl driver hence to keep the consistency with the RZ/V2H(P) SoC these macros are added. --- arch/arm64/boot/dts/renesas/r9a09g056.dtsi | 282 +++++++++++++++++++++ 1 file changed, 282 insertions(+) create mode 100644 arch/arm64/boot/dts/renesas/r9a09g056.dtsi diff --git a/arch/arm64/boot/dts/renesas/r9a09g056.dtsi b/arch/arm64/boot/dts/renesas/r9a09g056.dtsi new file mode 100644 index 000000000000..90964bd864cc --- /dev/null +++ b/arch/arm64/boot/dts/renesas/r9a09g056.dtsi @@ -0,0 +1,282 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +/* + * Device Tree Source for the RZ/V2N SoC + * + * Copyright (C) 2025 Renesas Electronics Corp. + */ + +#include +#include +#include + +/* RZV2N_Px = Offset address of PFC_P_mn - 0x20 */ +#define RZV2N_P0 0 +#define RZV2N_P1 1 +#define RZV2N_P2 2 +#define RZV2N_P3 3 +#define RZV2N_P4 4 +#define RZV2N_P5 5 +#define RZV2N_P6 6 +#define RZV2N_P7 7 +#define RZV2N_P8 8 +#define RZV2N_P9 9 +#define RZV2N_PA 10 +#define RZV2N_PB 11 + +#define RZV2N_PORT_PINMUX(b, p, f) RZG2L_PORT_PINMUX(RZV2N_P##b, p, f) +#define RZV2N_GPIO(port, pin) RZG2L_GPIO(RZV2N_P##port, pin) + +/ { + compatible = "renesas,r9a09g056"; + #address-cells = <2>; + #size-cells = <2>; + + audio_extal_clk: audio-clk { + compatible = "fixed-clock"; + #clock-cells = <0>; + /* This value must be overridden by the board */ + clock-frequency = <0>; + }; + + /* + * The default cluster table is based on the assumption that the PLLCA55 clock + * frequency is set to 1.7GHz. The PLLCA55 clock frequency can be set to + * 1.7/1.6/1.5/1.1 GHz based on the BOOTPLLCA_0/1 pins (and additionally can be + * clocked to 1.8GHz as well). The table below should be overridden in the board + * DTS based on the PLLCA55 clock frequency. + */ + cluster0_opp: opp-table-0 { + compatible = "operating-points-v2"; + + opp-1700000000 { + opp-hz = /bits/ 64 <1700000000>; + opp-microvolt = <900000>; + clock-latency-ns = <300000>; + }; + opp-850000000 { + opp-hz = /bits/ 64 <850000000>; + opp-microvolt = <800000>; + clock-latency-ns = <300000>; + }; + opp-425000000 { + opp-hz = /bits/ 64 <425000000>; + opp-microvolt = <800000>; + clock-latency-ns = <300000>; + }; + opp-212500000 { + opp-hz = /bits/ 64 <212500000>; + opp-microvolt = <800000>; + clock-latency-ns = <300000>; + opp-suspend; + }; + }; + + cpus { + #address-cells = <1>; + #size-cells = <0>; + + cpu0: cpu@0 { + compatible = "arm,cortex-a55"; + reg = <0>; + device_type = "cpu"; + next-level-cache = <&L3_CA55>; + enable-method = "psci"; + clocks = <&cpg CPG_CORE R9A09G056_CA55_0_CORE_CLK0>; + operating-points-v2 = <&cluster0_opp>; + }; + + cpu1: cpu@100 { + compatible = "arm,cortex-a55"; + reg = <0x100>; + device_type = "cpu"; + next-level-cache = <&L3_CA55>; + enable-method = "psci"; + clocks = <&cpg CPG_CORE R9A09G056_CA55_0_CORE_CLK1>; + operating-points-v2 = <&cluster0_opp>; + }; + + cpu2: cpu@200 { + compatible = "arm,cortex-a55"; + reg = <0x200>; + device_type = "cpu"; + next-level-cache = <&L3_CA55>; + enable-method = "psci"; + clocks = <&cpg CPG_CORE R9A09G056_CA55_0_CORE_CLK2>; + operating-points-v2 = <&cluster0_opp>; + }; + + cpu3: cpu@300 { + compatible = "arm,cortex-a55"; + reg = <0x300>; + device_type = "cpu"; + next-level-cache = <&L3_CA55>; + enable-method = "psci"; + clocks = <&cpg CPG_CORE R9A09G056_CA55_0_CORE_CLK3>; + operating-points-v2 = <&cluster0_opp>; + }; + + L3_CA55: cache-controller-0 { + compatible = "cache"; + cache-unified; + cache-size = <0x100000>; + cache-level = <3>; + }; + }; + + psci { + compatible = "arm,psci-1.0", "arm,psci-0.2"; + method = "smc"; + }; + + qextal_clk: qextal-clk { + compatible = "fixed-clock"; + #clock-cells = <0>; + /* This value must be overridden by the board */ + clock-frequency = <0>; + }; + + rtxin_clk: rtxin-clk { + compatible = "fixed-clock"; + #clock-cells = <0>; + /* This value must be overridden by the board */ + clock-frequency = <0>; + }; + + soc: soc { + compatible = "simple-bus"; + interrupt-parent = <&gic>; + #address-cells = <2>; + #size-cells = <2>; + ranges; + + pinctrl: pinctrl@10410000 { + compatible = "renesas,r9a09g056-pinctrl"; + reg = <0 0x10410000 0 0x10000>; + clocks = <&cpg CPG_CORE R9A09G056_IOTOP_0_SHCLK>; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&pinctrl 0 0 96>; + power-domains = <&cpg>; + resets = <&cpg 0xa5>, <&cpg 0xa6>; + }; + + cpg: clock-controller@10420000 { + compatible = "renesas,r9a09g056-cpg"; + reg = <0 0x10420000 0 0x10000>; + clocks = <&audio_extal_clk>, <&rtxin_clk>, <&qextal_clk>; + clock-names = "audio_extal", "rtxin", "qextal"; + #clock-cells = <2>; + #reset-cells = <1>; + #power-domain-cells = <0>; + }; + + sys: system-controller@10430000 { + compatible = "renesas,r9a09g056-sys"; + reg = <0 0x10430000 0 0x10000>; + clocks = <&cpg CPG_CORE R9A09G056_SYS_0_PCLK>; + resets = <&cpg 0x30>; + }; + + scif: serial@11c01400 { + compatible = "renesas,scif-r9a09g056", + "renesas,scif-r9a09g057"; + reg = <0 0x11c01400 0 0x400>; + interrupts = , + , + , + , + , + , + , + , + ; + interrupt-names = "eri", "rxi", "txi", "bri", "dri", + "tei", "tei-dri", "rxi-edge", "txi-edge"; + clocks = <&cpg CPG_MOD 0x8f>; + clock-names = "fck"; + power-domains = <&cpg>; + resets = <&cpg 0x95>; + status = "disabled"; + }; + + gic: interrupt-controller@14900000 { + compatible = "arm,gic-v3"; + reg = <0x0 0x14900000 0 0x20000>, + <0x0 0x14940000 0 0x80000>; + #interrupt-cells = <3>; + #address-cells = <0>; + interrupt-controller; + interrupts = ; + }; + + sdhi0: mmc@15c00000 { + compatible = "renesas,sdhi-r9a09g056", "renesas,sdhi-r9a09g057"; + reg = <0x0 0x15c00000 0 0x10000>; + interrupts = , + ; + clocks = <&cpg CPG_MOD 0xa3>, <&cpg CPG_MOD 0xa5>, + <&cpg CPG_MOD 0xa4>, <&cpg CPG_MOD 0xa6>; + clock-names = "core", "clkh", "cd", "aclk"; + resets = <&cpg 0xa7>; + power-domains = <&cpg>; + status = "disabled"; + + sdhi0_vqmmc: vqmmc-regulator { + regulator-name = "SDHI0-VQMMC"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <3300000>; + status = "disabled"; + }; + }; + + sdhi1: mmc@15c10000 { + compatible = "renesas,sdhi-r9a09g056", "renesas,sdhi-r9a09g057"; + reg = <0x0 0x15c10000 0 0x10000>; + interrupts = , + ; + clocks = <&cpg CPG_MOD 0xa7>, <&cpg CPG_MOD 0xa9>, + <&cpg CPG_MOD 0xa8>, <&cpg CPG_MOD 0xaa>; + clock-names = "core", "clkh", "cd", "aclk"; + resets = <&cpg 0xa8>; + power-domains = <&cpg>; + status = "disabled"; + + sdhi1_vqmmc: vqmmc-regulator { + regulator-name = "SDHI1-VQMMC"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <3300000>; + status = "disabled"; + }; + }; + + sdhi2: mmc@15c20000 { + compatible = "renesas,sdhi-r9a09g056", "renesas,sdhi-r9a09g057"; + reg = <0x0 0x15c20000 0 0x10000>; + interrupts = , + ; + clocks = <&cpg CPG_MOD 0xab>, <&cpg CPG_MOD 0xad>, + <&cpg CPG_MOD 0xac>, <&cpg CPG_MOD 0xae>; + clock-names = "core", "clkh", "cd", "aclk"; + resets = <&cpg 0xa9>; + power-domains = <&cpg>; + status = "disabled"; + + sdhi2_vqmmc: vqmmc-regulator { + regulator-name = "SDHI2-VQMMC"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <3300000>; + status = "disabled"; + }; + }; + }; + + timer { + compatible = "arm,armv8-timer"; + interrupts-extended = <&gic GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>, + <&gic GIC_PPI 14 IRQ_TYPE_LEVEL_LOW>, + <&gic GIC_PPI 11 IRQ_TYPE_LEVEL_LOW>, + <&gic GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>, + <&gic GIC_PPI 12 IRQ_TYPE_LEVEL_LOW>; + interrupt-names = "sec-phys", "phys", "virt", "hyp-phys", "hyp-virt"; + }; +}; From patchwork Mon Apr 7 19:16:28 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Lad, Prabhakar" X-Patchwork-Id: 879143 Received: from mail-wm1-f41.google.com (mail-wm1-f41.google.com [209.85.128.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5BA1F258CF3; Mon, 7 Apr 2025 19:16:57 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.41 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744053419; cv=none; b=A/XXD0XMC5R3VNXuaEv5pYrdj/ocjgVoG1B7SZwQH0W0RWtFIIt00J/DP0kk8WXYpNRCBGn8f/TZDe+DjHdLqo0JENr4yuUMhdaJ4I7PSyPDcenDWvTHbzkn/5m6z6kb7VVq3h25c2qLoddJISUvxkIx1WHdkIPeFqOfVt8msMQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1744053419; c=relaxed/simple; bh=naUjUisOyjlWOOpdHq+axpmjXsW6FuxI9hzLn5+iEpk=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=O6RR6NSfGfN3nqXiFdF7Dqosy9ctGLC0uda64R0uON+p8ltH/K6wdCcYDq9d8QXXkrmAb/FcxkUuF/XFiSLyUz1bcwi0Y6GgKVpKLvs3efZAxmY61GLAGpmCzUGxep+ajbawu4hLqkT9ycpgSU0d/SRJmLe6eawwA8U74C4iumA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Mga0pkUz; arc=none smtp.client-ip=209.85.128.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Mga0pkUz" Received: by mail-wm1-f41.google.com with SMTP id 5b1f17b1804b1-43ce71582e9so32620095e9.1; Mon, 07 Apr 2025 12:16:57 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1744053415; x=1744658215; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=slVHo0owJS6MAx4PpzF19Vk9iA82FPjThq35k4/DBek=; b=Mga0pkUzBkL4epgjjGdw0a8GI7v3SqYlv8m6SGnujbJ06uQ/Uil30TQRdCpldm/yCh Y4VKsmL1VwPEXGRQxmE7gwzRYR1NpKEdo1vmEgopc16pDIA4kLJjerNESOp+ZjVBsRKj iBYyvvu1Y9L5eyUCZBsmL8+pD83yHJGe0/vvSAmPmdK2It9RqSfohoa/n+KKicX09k2S mVjZ5Lm04cJ1ZsyeKZovUFaGo0yac8/+McIH0PhNtyevQjbU30BaldDqEWS9QCGHfTCf KMQ1DQe6h6zGmtS5o4olce0qG0XBFNtrDkMkK/yN9El2zIwmIs9uWyq/oWpiEI1xLqrj ah4A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1744053415; x=1744658215; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=slVHo0owJS6MAx4PpzF19Vk9iA82FPjThq35k4/DBek=; b=V+oO8XlKZR23lEOSPXYSgakP2wuMcJDJARDQZhT4tWWRLhk306jGcvEE7iiMxlsjx7 ExqqyqM3u/aISde3UtxkCq3aTvENJL1ggC2brIguVB2NBdzSH2NB9zcHBWfzI58dRYMS H2dmJmdVckAo2xJbCz74TZMsLZx0Fj0+9wnYyIRM/j6GU3trVBReGNEJQ/2g//ZiaTeF tmXHjIxx8NGU6wRxJ/xqjswOzPZpsAeY5wr9EU9tYSzRqGFlUL0+Ugut9Hp9daD9tfRw lgf1YoAyzdghChJVmDKHQ8Bsbhzs26ULOuvgRV6EM5kNQlmr32WiqEdvDEbGJn9SJsk8 0nKw== X-Forwarded-Encrypted: i=1; AJvYcCUL8HVmFBFZ9zuhmYGyh/AU5TXixObokxnXukUxRPpZe/Ct75rBBtA7KSgcSn4o2Lb5IsbCJzm1/sNNeF45@vger.kernel.org, AJvYcCWBiuWMIg0sP5UFJ0VUbsRU1QAQAsZcSbtgcjwBbDl5LXJhT1CGY4hQJdIVhMirBwC7duZpd0MLe+OF@vger.kernel.org, AJvYcCWKsPZ7A5mG4Xh+4AfuVVTXj32sSdwIQZbqCyGs6EIP+CL9EOTiLgH2ZGvUwCHD1CJoLtfhAFMMvUeKfw==@vger.kernel.org, AJvYcCWpYWecdP7+7OTU37mdRhwwsxWoGYFk/A/r5LJu8tklxs7ffZAWDTkaspFwFIxylRPktrLd5cepRNHa@vger.kernel.org, AJvYcCXffxzjHUpdylwFOHkwbtkI9GQk9FzLGHaT5/N85XsCWtaCkVh927dWLKYfFN93DjEGQSLVS6EHAamSWLYb@vger.kernel.org X-Gm-Message-State: AOJu0Yy6DUocqvWpbWDlx6McZpnpWvk6KFnfqNX3OL8QRfPMyfKCLM4Q vgww7UopwSH/tvVnQJDrE2lJep5hYQzOEZpzbdpqioLRFttdmO04 X-Gm-Gg: ASbGncuaf17PxtwvaDHHUC89nHVMXpYMLN8EF1COxnDgj4hOHTYqf/Ipp3JhOP0J39/ ByCYSZam3PKfbXw0ToyINFd0wvGKeScEpU402xu6df9F39Q4l4XSlj6pL0HZ+Vn0TcKBzGkMG5S 8KiioZiUC/DTDR4zaS8jxZJa6mChbyAL7Wzg0VaffWM3AiurAJaT2WIQdj0NIiYxtAaoWR1reg3 yidZQAzGfew6mqcBGOMYn2LmNdxLLNTT31XdzFaj0OTSa8D+YEzUwmgfsmf9GW5xbe5wpcjqTum 2XNgEz8hWCRvOvwL/OiwAeLxeIHMJKyZvwTO/uGg8XWhM02hy+kC431rgjBV1YCtBjTIe2fH6Fi xuB4c X-Google-Smtp-Source: AGHT+IEL42x7uF/NnsyHco9mxLN/kOyCWb/fw3/RZjhZSxcdSaQMTmnkfH2XrV/JBAeMjiDzVqMyiw== X-Received: by 2002:a05:6000:18af:b0:391:2ab1:d4c2 with SMTP id ffacd0b85a97d-39d0de62221mr9684236f8f.37.1744053415480; Mon, 07 Apr 2025 12:16:55 -0700 (PDT) Received: from iku.Home ([2a06:5906:61b:2d00:78b9:80c2:5373:1b49]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-39c30096bb2sm12994453f8f.12.2025.04.07.12.16.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 07 Apr 2025 12:16:54 -0700 (PDT) From: Prabhakar X-Google-Original-From: Prabhakar To: Geert Uytterhoeven , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Linus Walleij , Greg Kroah-Hartman , Jiri Slaby , Magnus Damm Cc: linux-renesas-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org, linux-serial@vger.kernel.org, Prabhakar , Biju Das , Fabrizio Castro , Lad Prabhakar Subject: [PATCH v2 12/12] arm64: dts: renesas: Add initial device tree for RZ/V2N EVK Date: Mon, 7 Apr 2025 20:16:28 +0100 Message-ID: <20250407191628.323613-13-prabhakar.mahadev-lad.rj@bp.renesas.com> X-Mailer: git-send-email 2.49.0 In-Reply-To: <20250407191628.323613-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20250407191628.323613-1-prabhakar.mahadev-lad.rj@bp.renesas.com> Precedence: bulk X-Mailing-List: linux-gpio@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 From: Lad Prabhakar Add the initial device tree for the Renesas RZ/V2N EVK board, based on the R9A09G056N48 SoC. Enable basic board functionality, including: - Memory mapping (reserve the first 128MB for the secure area) - Clock inputs (QEXTAL, RTXIN, AUDIO_EXTAL) - PINCTRL configurations for peripherals - Serial console (SCIF) - SDHI1 with power control and UHS modes Update the Makefile to include the new DTB. Signed-off-by: Lad Prabhakar Reviewed-by: Geert Uytterhoeven --- v1->v2 - Followed DTS coding style guidelines --- arch/arm64/boot/dts/renesas/Makefile | 2 + .../dts/renesas/r9a09g056n48-rzv2n-evk.dts | 114 ++++++++++++++++++ 2 files changed, 116 insertions(+) create mode 100644 arch/arm64/boot/dts/renesas/r9a09g056n48-rzv2n-evk.dts diff --git a/arch/arm64/boot/dts/renesas/Makefile b/arch/arm64/boot/dts/renesas/Makefile index 5b99c337763a..ea7f93b7d2b3 100644 --- a/arch/arm64/boot/dts/renesas/Makefile +++ b/arch/arm64/boot/dts/renesas/Makefile @@ -152,6 +152,8 @@ dtb-$(CONFIG_ARCH_R9A09G011) += r9a09g011-v2mevk2.dtb dtb-$(CONFIG_ARCH_R9A09G047) += r9a09g047e57-smarc.dtb +dtb-$(CONFIG_ARCH_R9A09G056) += r9a09g056n48-rzv2n-evk.dtb + dtb-$(CONFIG_ARCH_R9A09G057) += r9a09g057h44-rzv2h-evk.dtb dtb-$(CONFIG_ARCH_R9A09G057) += r9a09g057h48-kakip.dtb diff --git a/arch/arm64/boot/dts/renesas/r9a09g056n48-rzv2n-evk.dts b/arch/arm64/boot/dts/renesas/r9a09g056n48-rzv2n-evk.dts new file mode 100644 index 000000000000..f379871c39cc --- /dev/null +++ b/arch/arm64/boot/dts/renesas/r9a09g056n48-rzv2n-evk.dts @@ -0,0 +1,114 @@ +// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +/* + * Device Tree Source for the RZ/V2N EVK board + * + * Copyright (C) 2025 Renesas Electronics Corp. + */ + +/dts-v1/; + +#include +#include "r9a09g056.dtsi" + +/ { + model = "Renesas RZ/V2N EVK Board based on r9a09g056n48"; + compatible = "renesas,rzv2n-evk", "renesas,r9a09g056n48", "renesas,r9a09g056"; + + aliases { + mmc1 = &sdhi1; + serial0 = &scif; + }; + + chosen { + bootargs = "ignore_loglevel"; + stdout-path = "serial0:115200n8"; + }; + + memory@48000000 { + device_type = "memory"; + /* first 128MB is reserved for secure area. */ + reg = <0x0 0x48000000 0x1 0xf8000000>; + }; + + reg_3p3v: regulator-3p3v { + compatible = "regulator-fixed"; + regulator-name = "fixed-3.3V"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + + vqmmc_sdhi1: regulator-vqmmc-sdhi1 { + compatible = "regulator-gpio"; + regulator-name = "SDHI1 VqmmC"; + gpios = <&pinctrl RZV2N_GPIO(A, 2) GPIO_ACTIVE_HIGH>; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <3300000>; + gpios-states = <0>; + states = <3300000 0>, <1800000 1>; + }; +}; + +&audio_extal_clk { + clock-frequency = <22579200>; +}; + +&pinctrl { + scif_pins: scif { + pins = "SCIF_TXD", "SCIF_RXD"; + renesas,output-impedance = <1>; + }; + + sd1-pwr-en-hog { + gpio-hog; + gpios = ; + output-high; + line-name = "sd1_pwr_en"; + }; + + sdhi1_pins: sd1 { + sd1-dat-cmd { + pins = "SD1DAT0", "SD1DAT1", "SD1DAT2", "SD1DAT3", "SD1CMD"; + input-enable; + renesas,output-impedance = <3>; + slew-rate = <0>; + }; + + sd1-clk { + pins = "SD1CLK"; + renesas,output-impedance = <3>; + slew-rate = <0>; + }; + + sd1-cd { + pinmux = ; /* SD1_CD */ + }; + }; +}; + +&qextal_clk { + clock-frequency = <24000000>; +}; + +&rtxin_clk { + clock-frequency = <32768>; +}; + +&scif { + pinctrl-0 = <&scif_pins>; + pinctrl-names = "default"; + status = "okay"; +}; + +&sdhi1 { + pinctrl-0 = <&sdhi1_pins>; + pinctrl-1 = <&sdhi1_pins>; + pinctrl-names = "default", "state_uhs"; + vmmc-supply = <®_3p3v>; + vqmmc-supply = <&vqmmc_sdhi1>; + bus-width = <4>; + sd-uhs-sdr50; + sd-uhs-sdr104; + status = "okay"; +};