From patchwork Thu Jan 11 06:00:03 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Bjorn Andersson X-Patchwork-Id: 124150 Delivered-To: patch@linaro.org Received: by 10.140.22.227 with SMTP id 90csp233414qgn; Wed, 10 Jan 2018 22:00:12 -0800 (PST) X-Google-Smtp-Source: ACJfBot4YtwXxOBjOP9NPYGQ0rtdzTulsSlL5Te6yTBgL71PT4vW74BhaspbHxeLqE8EeLqVlStg X-Received: by 10.98.89.194 with SMTP id k63mr19259615pfj.32.1515650412043; Wed, 10 Jan 2018 22:00:12 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1515650412; cv=none; d=google.com; s=arc-20160816; b=AJ5Be0jxLKP/EkmDlzPi/VWJxPTAyt9pKb2vf3/8sDf+3Cvvokmy7ZGaTlgfW84apr JuLwMGTSXtlMjeTiu408dcoh4asxXc6EfrI7+A3fEz+n81D5bneIrTlgbAHYXGTI7KoM ipSVOYmd42MLWIByaQTMkqXbY4wQxWUxWQcJIBs9MQx489b8hgt19VLhQnM1NK6QpK8D 8DyXVy58rRX/fb40mEaCfOxGjsNw24e91/WMw+MeSqIpecqcW7v/6zn8Vco9E9Sp84QI ZAq8qOF9lGTBjaUup2SH6lSTITkG4ohx48fdISxz/eRBjW6pNuQkFZSzvPNN4eFdqhzA 6XtA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dkim-signature:arc-authentication-results; bh=RM+dKjs373etuENrF5LcDgzAbheoIjJOHFLIqO1lokM=; b=vf4CXJy7Yh+MAHY6dRDn1NO3CL2a57uuTypx4p3jMUxWUS8jkIZY2gdW0MKoKUTcTK idfsnvXOrmLGmhbkwObxg8eu2mCh49U0bsLmjJjGbMl8kR5hUjllPjY0mISU0uHBdLsg Kg1hyWLeing4hNJYvw6fmG3uCfuffLAjjQgKrqptdAKYzYF4Knvumv1vP7rRb/BYjHgU gdOGCilBupIsKGJ9/EsUqy6qahtMOgZsQZPbQB1mnQHFH7qOV3H9+utFBnBQOgB6DPLt 9oT9QHoxaAZ37BZf6AMlzND5DUsZ/szKM/exxRsreljsK52PT0Y1Ww7sUspRHdhDKqU6 FXsQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=Y46OU0QL; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g6si2061355plj.264.2018.01.10.22.00.11; Wed, 10 Jan 2018 22:00:12 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=Y46OU0QL; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753683AbeAKGAK (ORCPT + 6 others); Thu, 11 Jan 2018 01:00:10 -0500 Received: from mail-pf0-f194.google.com ([209.85.192.194]:44139 "EHLO mail-pf0-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1750796AbeAKGAI (ORCPT ); Thu, 11 Jan 2018 01:00:08 -0500 Received: by mail-pf0-f194.google.com with SMTP id m26so755019pfj.11 for ; Wed, 10 Jan 2018 22:00:08 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=q+nfRSyZrBtOAv84pqmmD1uekDCthaa/Tm08suRSJ2E=; b=Y46OU0QLWRcKzOXVP90D4sed6vZ32+KVGEstcm/7FnWS4mokAXTrIlFtwoznd7QCu9 Mv3cYmyubmLwEvkOAmakiYRq06XUnHkXXUaf033WmMUFYj/3nsQajm/8/L8e2/FrHgDu Nb6xzODIZ8YZhmF+UIYuQ+OsMx2LAZeIbrqIM= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=q+nfRSyZrBtOAv84pqmmD1uekDCthaa/Tm08suRSJ2E=; b=C7O/Vxawyy15oVBhC1HztBPwAJQ+3ZY/wqapgQrE3/4fF1y3BdO5+jXPzJmPKzBcOB k07betZm8vdXlkfcfVA/ZQ1eG0mBooXWuugYeyiPA+jKdVgq6N/5NhwT5j7LN/eQFoLj CRE0A5YUhuTBw2ZNn/Nnqxr8ejUYZVpNulVjAjzLuv0B6I5ATgw20Z2pPc/zpj85L9z8 Xy2dT+zHhKdzg85fVVEcdNp97qrj5bmG9fiSh12in71dDdX47J9FM2iW64g3uej5s6Uq KOV6xrCa87IeVRV1tEo8sVWoBXxTKhQ1CjqyxKlo7PLou67pGXgAGoq8d8NJT2q43ZfE sEtw== X-Gm-Message-State: AKGB3mIZ9NCJISrzyj9JN+1xaikto5xjp4rFFC7bcbiZBZS/CB+78DeZ CEyHGuWOk6OKY3azKqeVWjT0DA== X-Received: by 10.84.128.74 with SMTP id 68mr11666004pla.228.1515650408092; Wed, 10 Jan 2018 22:00:08 -0800 (PST) Received: from localhost.localdomain (104-188-17-28.lightspeed.sndgca.sbcglobal.net. [104.188.17.28]) by smtp.gmail.com with ESMTPSA id b10sm39659210pfj.20.2018.01.10.22.00.07 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Wed, 10 Jan 2018 22:00:07 -0800 (PST) From: Bjorn Andersson To: Bjorn Andersson , Linus Walleij , Rob Herring , Mark Rutland Cc: linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 1/2] dt-bindings: pinctrl: Add Qualcomm SDM845 TLMM binding Date: Wed, 10 Jan 2018 22:00:03 -0800 Message-Id: <20180111060004.9333-1-bjorn.andersson@linaro.org> X-Mailer: git-send-email 2.15.0 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org This adds the DeviceTree binding for the Qualcomm SDM845 TLMM block. Signed-off-by: Bjorn Andersson --- Changes since v1: - Added qspi related functions .../bindings/pinctrl/qcom,sdm845-pinctrl.txt | 176 +++++++++++++++++++++ 1 file changed, 176 insertions(+) create mode 100644 Documentation/devicetree/bindings/pinctrl/qcom,sdm845-pinctrl.txt -- 2.15.0 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,sdm845-pinctrl.txt b/Documentation/devicetree/bindings/pinctrl/qcom,sdm845-pinctrl.txt new file mode 100644 index 000000000000..602921fedfa6 --- /dev/null +++ b/Documentation/devicetree/bindings/pinctrl/qcom,sdm845-pinctrl.txt @@ -0,0 +1,176 @@ +Qualcomm SDM845 TLMM block + +This binding describes the Top Level Mode Multiplexer block found in the +SDM845 platform. + +- compatible: + Usage: required + Value type: + Definition: must be "qcom,sdm845-pinctrl" + +- reg: + Usage: required + Value type: + Definition: the base address and size of the TLMM register space. + +- interrupts: + Usage: required + Value type: + Definition: should specify the TLMM summary IRQ. + +- interrupt-controller: + Usage: required + Value type: + Definition: identifies this node as an interrupt controller + +- #interrupt-cells: + Usage: required + Value type: + Definition: must be 2. Specifying the pin number and flags, as defined + in + +- gpio-controller: + Usage: required + Value type: + Definition: identifies this node as a gpio controller + +- #gpio-cells: + Usage: required + Value type: + Definition: must be 2. Specifying the pin number and flags, as defined + in + +Please refer to ../gpio/gpio.txt and ../interrupt-controller/interrupts.txt for +a general description of GPIO and interrupt bindings. + +Please refer to pinctrl-bindings.txt in this directory for details of the +common pinctrl bindings used by client devices, including the meaning of the +phrase "pin configuration node". + +The pin configuration nodes act as a container for an arbitrary number of +subnodes. Each of these subnodes represents some desired configuration for a +pin, a group, or a list of pins or groups. This configuration can include the +mux function to select on those pin(s)/group(s), and various pin configuration +parameters, such as pull-up, drive strength, etc. + + +PIN CONFIGURATION NODES: + +The name of each subnode is not important; all subnodes should be enumerated +and processed purely based on their content. + +Each subnode only affects those parameters that are explicitly listed. In +other words, a subnode that lists a mux function but no pin configuration +parameters implies no information about any pin configuration parameters. +Similarly, a pin subnode that describes a pullup parameter implies no +information about e.g. the mux function. + + +The following generic properties as defined in pinctrl-bindings.txt are valid +to specify in a pin configuration subnode: + +- pins: + Usage: required + Value type: + Definition: List of gpio pins affected by the properties specified in + this subnode. + + Valid pins are: + gpio0-gpio149 + Supports mux, bias and drive-strength + + sdc2_clk, sdc2_cmd, sdc2_data + Supports bias and drive-strength + +- function: + Usage: required + Value type: + Definition: Specify the alternative function to be configured for the + specified pins. Functions are only valid for gpio pins. + Valid values are: + + gpio, adsp_ext, agera_pll, atest_char, atest_tsens, + atest_tsens2, atest_usb1, atest_usb10, atest_usb11, + atest_usb12, atest_usb13, atest_usb2, atest_usb20, + atest_usb21, atest_usb22, atest_usb23, audio_ref, + btfm_slimbus, cam_mclk, cci_async, cci_i2c, cci_timer0, + cci_timer1, cci_timer2, cci_timer3, cci_timer4, cri_trng, + cri_trng0, cri_trng1, dbg_out, ddr_bist, ddr_pxi0, + ddr_pxi1, ddr_pxi2, ddr_pxi3, edp_hot, edp_lcd, gcc_gp1, + gcc_gp2, gcc_gp3, jitter_bist, ldo_en, ldo_update, + lpass_slimbus, m_voc, mdp_vsync, mdp_vsync0, mdp_vsync1, + mdp_vsync2, mdp_vsync3, mss_lte, nav_pps, pa_indicator, + pci_e0, pci_e1, phase_flag, pll_bist, pll_bypassnl, + pll_reset, pri_mi2s, pri_mi2s_ws, prng_rosc, qdss_cti, + qdss, qlink_enable, qlink_request, qua_mi2s, qup0, qup1, + qup10, qup11, qup12, qup13, qup14, qup15, qup2, qup3, qup4, + qup5, qup6, qup7, qup8, qup9, qup_l4, qup_l5, qup_l6, + qspi_clk, qspi_cs, qspi_data, sd_write, sdc4_clk, sdc4_cmd, + sdc4_data, sec_mi2s, sp_cmu, spkr_i2s, ter_mi2s, tgu_ch0, + tgu_ch1, tgu_ch2, tgu_ch3, tsense_pwm1, tsense_pwm2, + tsif1_clk, tsif1_data, tsif1_en, tsif1_error, tsif1_sync, + tsif2_clk, tsif2_data, tsif2_en, tsif2_error, tsif2_sync, + uim1_clk, uim1_data, uim1_present, uim1_reset, uim2_clk, + uim2_data, uim2_present, uim2_reset, uim_batt, usb_phy, + vfr_1, vsense_trigger, wlan1_adc0, wlan1_adc1, wlan2_adc0, + wlan2_adc1, + +- bias-disable: + Usage: optional + Value type: + Definition: The specified pins should be configued as no pull. + +- bias-pull-down: + Usage: optional + Value type: + Definition: The specified pins should be configued as pull down. + +- bias-pull-up: + Usage: optional + Value type: + Definition: The specified pins should be configued as pull up. + +- output-high: + Usage: optional + Value type: + Definition: The specified pins are configured in output mode, driven + high. + Not valid for sdc pins. + +- output-low: + Usage: optional + Value type: + Definition: The specified pins are configured in output mode, driven + low. + Not valid for sdc pins. + +- drive-strength: + Usage: optional + Value type: + Definition: Selects the drive strength for the specified pins, in mA. + Valid values are: 2, 4, 6, 8, 10, 12, 14 and 16 + +Example: + + tlmm: pinctrl@03400000 { + compatible = "qcom,sdm845-pinctrl"; + reg = <0x03400000 0xc00000>; + interrupts = ; + gpio-controller; + #gpio-cells = <2>; + interrupt-controller; + #interrupt-cells = <2>; + + qup9_active: qup9-active { + mux { + pins = "gpio4", "gpio5"; + function = "qup9"; + }; + + config { + pins = "gpio4", "gpio5"; + drive-strength = <2>; + bias-disable; + }; + }; + };